## MITSUBISHI

## Type ACPU/QCPU-A (A Mode)(Common Instructions)

Programming Manual


Mitsubishi Programmable Logic Controller

## SAFETY CAUTIONS

(You must read these cautions before using the product)
In connection with the use of this product, in addition to carefully reading both this manual and the related manuals indicated in this manual, it is also essential to pay due attention to safety and handle the product correctly.
The safety cautions given here apply to this product in isolation. For information on the safety of the PC system as a whole, refer to the CPU module User's Manual.
Store this manual carefully in a place where it is accessible for reference whenever necessary, and forward a copy of the manual to the end user.

## REVISIONS

*The manual number is given on the bottom left of the back cover.

| Print Date | *Manual Number | Revision |
| :---: | :--- | :--- |
| Oct., 1990 | IB (NA) 66250-A | First edition |
| Aug., 1993 | IB (NA) 66250-B | Descriptions of AnUCPU, A52GCPU, and A1SCPU are added. <br> "Subset" and "Number of steps" in the Available Device in Sections <br> 5 to 7 are deleted. |
| May., 1998 | IB (NA) 66250-C | Addition of Models <br>  |
|  | A1SCPU-S1, A1SJCPU, A1SJCPU-S3, A1SCPUC24-R2, <br> A2SCPU, A2SCPU-S1, A1SHCPU, A1SJHCPU, A2SHCPU, <br> A2SHCPU-S1, A2ASCPU, A2ASCPU-S1, A2ASCPU-S30, <br> A2ASCPU-S60, A2CCPU-S3, A1FXCPU |  |
|  |  | Addition |

## Section 7.6.5, 7.6.6, 8.3.3

## Correction

SAFETY PRECAUTIONS, CONTENTS, Section 2.1, 2.2.3, 3.1, 3.4, 6.4.3, 6.5.2, 6.6.1, 7.4.6, 7.6.1, 7.9.1, 7.10.2, 8.3.4, 9.2, 9.3, 9.4, APP 1.3, APP 2
Deletion
A2NCPU(P21/R21)-F, A2NCPU(P21/R21)-S1-F, A3NCPU(P21/R21)-F, A373CPU(P21/R21)

| Jan., 2000 | IB (NA) 66250-D | Addition of Models <br> Q02CPU-A, Q02HCPU-A, Q06HCPU-A, A2USHCPU-S1, A2USH board <br> Addition <br> Section 9.5, APP 2.3 <br> Correction <br> Section 5.3.2, 6.7.3, 7.8, APP 2.1 |
| :---: | :---: | :---: |
| Dec., 2000 | IB (NA) 66250-E | Addition <br> Section 3.9 <br> Correction <br> Section 2.2.3, 3.8.4, 5.3.3, 6.7.1 |
| Dec., 2002 | IB (NA) 66250-F | Addition <br> Section 9.3 <br> Correction <br> Section 9.2, 9.4, 9.5, 9.6, APP 1.1, APP 1.3 |
| Jun., 2003 | IB (NA) 66250-G | Correction <br> Section 5.5.1, 9.2, 9.3, APP 1.3 |
| Dec., 2003 | IB (NA) 66250-H | $\begin{array}{\|l\|} \hline \text { Correction } \\ \hline \text { Section } 9.4 \\ \hline \end{array}$ |

Japanese Manual Version SH(NA)3436-O

[^0]
## INTRODUCTION

Thank you for choosing the Mitsubishi MELSEC-A Series of General Purpose Programmable Controllers. Please read this manual carefully so that the equipment is used to its optimum. A copy of this manual should be forwarded to the end User.

## CONTENTS

1. INTRODUCTION ..... 1-1~1-3
2. INSTRUCTIONS .....  2 - 1 ~ 2 - 24
2.1 Classification. ..... 2-1
2.2 Instruction List. ..... 2-2
2.2.1 Explanation for instructions lists ..... 2-2
2.2.2 Sequence instructions ..... 2-5
2.2.3 Basic instructions ..... 2-8
2.2.4 Application instructions ..... 2-16
3. INSTRUCTION STRUCTURE ..... 3-1 ~ 3-24
3.1 Instruction Structure ..... 3-1
3.2 Bit Processing ..... 3-3
3.2.1 1-bit processing ..... 3-3
3.2.2 Digit specification processing ..... 3-3
3.3 Handling of Numeric Values ..... 3-6
3.4 Storing 32-bit Data ..... 3-8
3.5 Index Qualification ..... 3-10
3.6 Subset Processing ..... 3-12
3.7 Operation Error ..... 3-12
3.8 Cautions on Using AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board ..... 3-14
3.8.1 The number of steps used in instructions ..... 3-14
3.8.2 Instructions of variable functions ..... 3-16
3.8.3 Set values for the extension timer and counter ..... 3-17
3.8.4 Cautions on using index qualification ..... 3-17
3.8.5 Storing 32-bit data in index registers ..... 3-20
3.9 Operation when the OUT Instruction, SET/RST Instruction and PLS/PLF Instruction are from the Same Device ..... 3-21
4. INSTRUCTION FORMAT ..... 4-1~4-3
5. SEQUENCE INSTRUCTIONS ..... 5-4~5-41
5.1 Contact Instructions ..... $5-2$
5.1.1 Operation start, series connection, parallel connection (LD, LDI, AND, ANI, OR, ORI) ..... 5-2
5.2 Connection Instructions ..... 5-5
5.2.1 Ladder block series connection, parallel connection (ANB, ORB) ..... 5-5
5.2.2 Operation result push, read, pop (MPS, MRD, MPP) ..... 5-9
5.3 Output Instructions ..... 5-14
5.3.1 Bit device, timer, counter output (OUT) ..... 5-14
5.3.2 Bit device set, reset (SET,RST) ..... 5-19
5.3.3 Edge-triggered differential output (PLS, PLF) ..... 5-23
5.3.4 Bit device output reverse (CHK) ..... 5-25
5.4 Shift Instructions ..... 5-27
5.4.1 Bit device shift (SFT, SFTP) ..... 5-27
5.5 Master Control Instructions ..... 5-29
5.5.1 Master control set, reset (MC, MCR) ..... 5-29
5.6 Termination Instructions ..... 5-33
5.6.1 Main routine program termination (FEND) ..... 5-33
5.6.2 Sequence program termination (END) ..... 5-35
5.7 Other Instructions ..... 5-37
5.7.1 Sequence program stop (STOP) ..... 5-37
5.7.2 No operation (NOP, NOPLF) ..... 5-39
6. BASIC INSTRUCTIONS ..... 6-1~6-89
6.1 Comparison Operation Instructions ..... 6-2
6.1.1 16-bit data comparison ( $=,<>,>,<=,<,>=$ ) ..... 6-4
6.1.2 32-bit data comparison ( $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ) ..... 6-6
6.2 Arithmetic Operation Instructions. ..... 6-8
6.2.1 BIN 16-bit addition, subtraction (+, +P, -, -P) ..... 6-10
6.2.2 BIN 32-bit addition, subtraction ( $D+$, $D+P, D-, D-P$ ) ..... 6-13
6.2.3 BIN 16-bit multiplication, division (*, *P, /, /P) ..... 6-16
6.2.4 BIN 32-bit multiplication, division ( $\left.D^{*}, D^{*} P, D / D / P\right)$ ..... 6-19
6.2.5 BCD 4-digit addition, subtraction ( $B+B+P, B-, B-P$ ) ..... 6-22
6.2.6 BCD 8-digit addition, subtraction (DB+, DB+P, DB-, DB-P) ..... 6-25
6.2.7 $B C D$ 4-digit multiplication, division ( $B^{*}, B^{*} P, B /, B / P$ ) ..... 6-28
6.2.8 BCD 8-digit multiplication, division (DB*, DB*P, DB/, DB/P) ..... 6-31
6.2.9 16-bit BIN data increment, decrement (INC, INCP, DEC, DECP) ..... 6-34
6.2.10 32-bit BIN data increment, decrement (DINC, DINCP, DDEC, DDECP) ..... 6-36
6.3 BCD $\leftrightarrow$ BIN Conversion Instructions ..... 6-38
6.3.1 BIN data $\rightarrow$ BCD 4-, 8-digit conversion (BCD, BCDP, DBCD, DBCDP) ..... 6-39
6.3.2 BCD 4-, 8-digit $\rightarrow$ BIN data conversion (BIN, BINP, DBIN, DBINP) ..... 6-42
6.4 Data Transfer Instructions ..... 6-46
6.4.1 16-, 32-bit data transfer (MOV, MOVP, DMOV, DMOVP) ..... 6-47
6.4.2 16-, 32-bit data negation transfer (CML, CMLP, DCML, DCMLP) ..... 6-49
6.4.3 16-bit data block transfer (BMOV, BMOVP, FMOV, FMOVP) ..... 6-52
6.4.4 16-, 32-bit data exchange (XCH, XCHP, DXCH, DXCHP) ..... 6-56
6.5 Program Branch Instructions ..... 6-58
6.5.1 Conditional jump, unconditional jump (CJ, SCJ, JMP) ..... 6-58
6.5.2 Subroutine call, return (CALL, CALLP, RET) ..... 6-62
6.5.3 Interrupt enable, disable, return (EI, DI, IRET) ..... 6-64
6.5.4 Microcomputer program call (SUB, SUBP) ..... 6-67
6.6 Program Switching Instructions ..... 6-69
6.6.1 Main $\leftrightarrow$ subprogram switching (CHG) ..... 6-69
6.7 Link Refresh Instructions ..... 6-82
6.7.1 Link refresh (COM) ..... 6-82
6.7.2 Link refresh enable, disable (EI, DI) ..... 6-84
6.7.3 Partial refresh (SEG) ..... 6-87
7. APPLICATION INSTRUCTIONS ..... 7 - 1 ~ 7 - 133
7.1 Logical Operation Instructions ..... 7-2
7.1.1 16-, 32-bit data logical product (WAND, WANDP, DAND, DANDP) ..... 7-3
7.1.2 16-, 32-bit data logical add (WOR, WORP, DOR, DORP) ..... 7-7
7.1.3 16-, 32-bit data exclusive logical add (WXOR, WXORP, DXOR, DXORP) ..... 7-11
7.1.4 16, 32-bit data NOT exclusive logical add (WXNR, WXNRP, DXNR, DXNRP) ..... 7-15
7.1.5 BIN 16-bit data 2's complement (NEG, NEGP) ..... 7-19
7.2 Rotation Instructions ..... 7-21
7.2.1 16-bit data right rotation (ROR, RORP, RCR, PCRP) ..... 7-22
7.2.2 16-bit data left rotation (ROL, ROLR, RCL, RCLP) ..... 7-24
7.2.3 32-bit data right rotation (DROR, DRORP, DRCR, DRCRP) ..... 7-26
7.2.4 32-bit data left rotation (DROL, DROLP, DRCL, DRCLP) ..... 7-28
7.3 Shift Instructions ..... 7-30
7.3.1 16-bit data n-bit right shift, left shift (SFR, SFRP, SFL, SFLP) ..... 7-31
7.3.2 n-bit data 1-bit right shift, left shift (BSFR, BSFRP, BSFL, BSFLP) ..... 7-33
7.3.3 n-word data 1-word right shift, left shift (DSFR, DSFRP, DSFL, DSFLP) ..... 7-35
7.4 Data Processing Instructions ..... 7-37
7.4.1 16-bit data search (SER, SERP) ..... 7-38
7.4.2 16-, 32-bit data bit check (SUM, SUMP, DSUM, DSUMP) ..... 7-40
7.4.3 $8 \leftrightarrow 256$-bit decode, encode (DECO, DECOP, ENCO, ENCOP) ..... 7-42
7.4.4 7 segment decode (SEG) ..... 7-44
7.4.5 Word device bit set, reset (BSET, BSETP, BRST, BRSTP) ..... 7-46
7.4.6 16-bit data dissociation, association (DIS, DISP, UNI, UNIP) ..... 7-48
7.4.7 ASCII code conversion (ASC) ..... 7-51
7.5 FIFO Instructions ..... 7-53
7.5.1 FIFO table write, read (FIFW, FIFWP, FIFR, FIFRP) ..... 7-54
7.6 Buffer Memory Access Instructions ..... 7-58
7.6.1 Special function module 1-, 2-word data read (FROM, FROMP, DFRO, DFROP) ..... 7-59
7.6.2 Special function module 1-, 2-word data write (TO, TOP, DTO, DTOP) ..... 7-61
7.6.3 Remote terminal module 1- and 2-word data read (FROM, PRC, FROMP, PRC, DFRO, PRC, DFROP, PRC) ..... $7-63$
7.6.4 Remote terminal module 1- and 2-word data write (TO, PRC, TOP, PRC, DTO, PRC, DTOP, PRC) ..... $7-67$
7.6.5 Special module/special block 1-, 2-word data read (FROM, FROMP, DFRO, DFROP) ..... 7-71
7.6.6 Special module/special block 1-, 2-word data write (TO, TOP, DTO, DTOP) ..... 7-74
7.7 FOR to NEXT Instructions ..... 7-77
7.7.1 FOR to NEXT (FOR, NEXT) ..... 7-77
7.8 Local, Remote I/O Station Access Instructions ..... 7-79
7.8.1 Local station data read, write (LRDP, LWTP) ..... 7-80
7.8.2 Remote I/O station data read, Write (RFRP, RTOP) ..... 7-86
7.9 Display Instructions ..... 7-92
7.9.1 ASCII code print instructions (PR, PRC) ..... 7-94
7.9.2 ASCII code comment display instructions (LED, LEDC) ..... 7-100
7.9.3 Character display instructions (LEDA, LEDB) ..... 7-103
7.9.4 Annunciator reset instruction (LEDR) ..... 7-105
7.10 Other Instructions ..... 7-108
7.10.1 WDT reset (WDT, WDTP) ..... 7-109
7.10.2 Specific format failure check (CHK) ..... 7-111
7.10.3 Status latch set, reset (SLT, SLTR) ..... 7-117
7.10.4 Sampling trace set, reset (STRA, STRAR) ..... 7-119
7.10.5 Carry flag set, reset (STC, CLC) ..... 7-121
7.10.6 Pulse regeneration instruction (DUTY) ..... 7-123
7.11 Servo Program Instructions ..... 7-125
7.11.1 Servo program start (DSFRP) ..... 7-126
7.11.2 Present position data and speed change instruction (DSFLP) ..... 7-130
8. MICROCOMPUTER MODE ..... $8-1$ ~ 8 - 16
8.1 Specifications of Microcomputer Mode. ..... 8-1
8.2 Using Utility Program ..... 8-2
8.3 Using User-Written Microcomputer Programs ..... 8-4
8.3.1 Memory map ..... 8-6
8.3.2 Data memory area address configuration ..... 8-6
8.3.3 Differences in operations called by microcomputer instructions according to CPU models ..... 8-7
8.3.4 Configuration of data memory area ..... 8-8
9. ERROR CODE LIST ..... 9-1~9-41
9.1 Reading Error Codes ..... 9-1
9.2 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board ..... 9-1
9.3 Error Code List for AnSHCPU ..... 9-7
9.4 Error Code List for the AnACPU ..... 9-13
9.5 Error Code List for the AnUCPU, A2ASCPU and A2USH board ..... 9-22
9.6 Error Code List for the QCPU-A (A Mode) ..... 9-33
APPENDICES APP - 1 ~ APP - 96
APPENDIX 1 LISTS OF SPECIAL RELAYS AND SPECIAL REGISTERS ..... APP - 1
1.1 List of Special Relays ..... APP - 1
1.2 Special Relays for Link ..... APP - 13
1.3 Special Registers ..... APP - 16
1.4 Special Registers for Link ..... APP - 34
APPENDIX 2 OPERATION PROCESSING TIME ..... APP - 39
2.1 Instruction Processing Time of Small Size, Compact CPUs ..... APP - 41
2.2 Instruction Processing Time of CPUs ..... APP - 66
2.3 Instruction Processing Time of QCPU-A (A Mode) ..... APP - 79
APPENDIX 3 ASCII CODE TABLE ..... APP - 89
APPENDIX 4 FORMATS OF PROGRAM SHEETS ..... APP - 90

MELSEC-A

## 1. INTRODUCTION

This manual explains how to use the MELSEC-A series sequence control instructions and microcomputer programs.
MELSEC-A series programmable controllers have a parameter which is used to designate functions and device use ranges.
The functions and device use ranges are determined by the parameter values. The parameters of CPU are set to default values. If the default can be used for the purpose, it is not necessary to set the parameter.
The user's programs for the MELSEC-A series PCs are classified as follows.
ACPU Programming Manual (fundamental) gives the programs which can be used for CPUs.


Table 1.1 gives the applicable CPUs the abbreviations used in this manual.

Table 1.1 Applicable CPUs and the Abbreviations Used in This Manual

| Abbreviations used in this manual |  | Applicable CPUs |
| :---: | :---: | :---: |
| An | A1 | A1CPU(P21/R21) |
|  | A2(-S1) | A2CPU(P21/R21), A2CPU(P21/R21)-S1 |
|  | A3 | A3CPU(P21/R21) |
| AnN | A1N | A1NCPU(P21/R21) |
|  | A2N(-S1) | A2NCPU(P21/R21), A2NCPU(P21/R21)-S1 |
|  | A3N | A3NCPU(P21/R21) |
| A3H |  | A3HCPU(P21/R21) |
| A3M |  | A3MCPU(P21/R21) |
| A3V |  | A3VCPU(P21/R21) |
| AnA | A2A(-S1) | A2ACPU(P21/R21), A2ACPU(P21/R21)-S1 |
|  | A3A | A3ACPU(P21/R21) |
| A0J2H |  | A0J2HCPU(P21/R21) |
| AnS | A1S | A1SCPU, A1SCPU-S1, A1SCPUC24-R2, A1SJCPU, A1SJCPU-S3 |
|  | A2S | A2SCPU, A2SCPU-S1 |
| AnSH | A1SH | A1SHCPU, A1SJHCPU, A1SJHCPU-S8 |
|  | A2SH | A2SHCPU, A2SHCPU-S1 |
| A2C |  | A2CCPU(P21/R21), A2CCPUDC24, A2CCPUC24(-PRF), A2CCPU-S3 |
| A3N board |  | A7BDE-A3N-PT32-S3 |
| A2USH board |  | Type A80BDE-A2USH-S1 PLC CPU Board |
| A73 |  | A73CPU(P21/R21) |
| A52G |  | A52GCPU(T21B) |
| AnU | A2U(-S1) | A2UCPU, A2UCPU-S1 |
|  | A3U | A3UCPU |
|  | A4U | A4UCPU |
| A2AS | A2AS(-S1) | A2ASCPU, A2ASCPU-S1, A2ASCPU-S30 |
|  | A2USH-S1 | A2USHCPU-S1 |
| QCPU-A (A Mode) | Q02 | Q02CPU-A |
|  | Q02H | Q02HCPU-A |
|  | Q06H | Q06HCPU-A |
| A1FX |  | A1FXCPU |

Table 1.2 Peripheral Devices and the Abbreviations Used in This Manual

| Abbreviations used in <br> this manual |  | Peripheral devices |
| :---: | :--- | :--- |
|  | A6GPP | IBM PC/AT(GPP function) |
| GPP | A6HGP | A7HGP |
|  | A6PHP | A7PHPE(GPP function) |

## POINT

This manual cannot be used in reference to the A0J2CPU(P23/R23). For the instructions which can be used for the A0J2CPU(P23/R23), refer to the A0J2CPU Programming Manual. (IB-66057)

Also refer to the following manuals for writing programs for the A series PCs.

| Topic | Content | Reference Manual |
| :---: | :---: | :---: |
| CPU specifications | - Memory capacity and the number of devices of the CPU module. <br> - Specifications of power supply modules, base units, etc. | User's Manual for respective CPU module |
| CPU functions | - System configuration for PC. <br> - Performance and functions of the CPU module. <br> - Processings of the CPU module. <br> - Lists of devices and parameters. |  |
| Writing programs | - Programming procedures. <br> - Description of devices and parameters. <br> - Kinds of programs. <br> - Configuration of memory areas. | ACPU programming Manual (Fundamentals) IB(NA)-66249 |
| To use A2A(S1) and A3ACPU | - Description of dedicated instructions (extended application instructions). | AnSHCPU/AnACPU/AnUCPU Programming Manual (Dedicated Instructions) <br> IB(NA)-66251 |
|  | - Description of the AD57 control instructions. | AnACPU/AnUCPU Programming Manual <br> (AD57 Instructions) <br> IB(NA)-66257 |
|  | - Description of the PID control instructions. | AnACPU/AnUCPU Programming Manual <br> (PID Instructions.) IB(NA)-66258 |
| To Use A73CPU | - Positioning control. <br> - Writing servo programs. <br> - Description of auxiliary and application functions. | A73CPU Reference Manual IB(NA)-66233 |

## 2. INSTRUCTIONS

### 2.1 Classification

The instructions of MELSEC-A series are largely classified into sequence instructions, basic instructions, and application instructions. These instructions are shown in Table 2.1.

Table 2.1 Classification of Instructions

| Classification of instructions |  | Description | page |
| :---: | :---: | :---: | :---: |
| Sequence instruction | Contact instruction | Operation start, series connection, parallel connection | 5-2 to 5-4 |
|  | Connection instruction | Ladder block connection, operation result storage/read | 5-5 to 5-13 |
|  | Output instruction | Bit device output, pulse output, output reverse | 5-14 to 5-26 |
|  | Shift instruction | Bit device shift | 5-27 to 5-28 |
|  | Master control instruction | Master control | 5-29 to 5-32 |
|  | Termination instruction | Program termination | 5-33 to 5-36 |
|  | Other instructions | Program stop, no operation, etc. | 5-37 to 5-42 |
| Basic instruction | Comparison operation instruction | Comparison such as =, >, and < | 6-2 to 6-7 |
|  | Arithmetic operation instruction | Addition, subtraction, multiplication, and division of BIN and BCD | 6-8 to 6-37 |
|  | BCD $\leftrightarrow$ BIN conversion instruction | Conversion from BCD to BIN and BIN to BCD | 6-38 to 6-45 |
|  | Data transfer instruction | Transfer of specified data | 6-46 to 6-57 |
|  | Program branch instruction | Program jump, subroutine/interrupt program call | 6-58 to 6-68 |
|  | Program switching instruction | Switching between main and subprogram | 6-69 to 6-81 |
|  | Refresh instruction | Link refresh, partial refresh execution | 6-82 to 6-88 |
| Application instruction | Logical operation instruction | Logical operation such as logical sum and logical product | 7-2 to 7-20 |
|  | Rotation instruction | Rotation of specified data | 7-21 to 7-29 |
|  | Shift instruction | Shift of specified data | 7-30 to 7-36 |
|  | Data processing instruction | Data processing such as 16 -bit data search, decode, and encode | 7-37 to 7-52 |
|  | FIFO instruction | Read/write of FIFO table | 7-53 to 7-57 |
|  | Buffer memory access instruction | Data read/write with special function modules and remote terminals(A2C/A52G). | 7-58 to 7-76 |
|  | FOR to NEXT instruction | Program repeated between FOR and NEXT instruction | 7-77 to 7-78 |
|  | Local, remote I/O station access instruction | Local, remote I/O station data read/write | 7-79 to 7-91 |
|  | Display instruction | ASCII code print, character display on LED, etc. | 7-92 to 7-107 |
|  | Others | Instructions which are not included in the above classification, such as WDT reset, and set/reset of carry flag. | 7-108 to 7-124 |
|  | Instructions for servo programs | Servo program execution and set value change | 7-125 to 7-133 |

### 2.2 Instruction List

### 2.2.1 Explanation for instructions lists

Instruction lists in Section 2.2.2 to 2.2.4 are in the following format.
Table 2.2 Explanation for Instructions Lists


Explanation
1)..... Classifies the instructions by applications.
2)..... Indicates the unit of processing at the execution of instruction.

| Unit of <br> Processing | Device | Number of Points |
| :---: | :---: | :---: |
| 16 bits | $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{L}, \mathrm{F}, \mathrm{B}$ | Max. 16 points in units of 4 points. |
|  | $\mathrm{T}, \mathrm{C}, \mathrm{D}, \mathrm{W}, \mathrm{R}, \mathrm{A}, \mathrm{Z}, \mathrm{V}$ | 1 point |
| 32 bits | $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{L}, \mathrm{F}, \mathrm{B}$ | Max. 32 points In units of 4 points |
|  | $\mathrm{T}, \mathrm{C}, \mathrm{D}, \mathrm{W}, \mathrm{R}, \mathrm{A} 0, \mathrm{Z}$ | 2 Points |

3)..... Indicates the instruction symbol used for the program. The instruction symbol is shown on a 16-bit instruction basis. The symbols of a 32-bit instruction and an instruction executed only at the rise from OFF to ON are as indicated below:

32-bit instruction $\qquad$ D is added to the head of instruction.


Instruction executed only at the rise from OFF to ON $\qquad$ .P is added to the end of instruction.

4)..... Indicates the symbol diagram in the circuit.


Destination: Indicates the destination of data after operation.
Source: Stores data before operation.
5)..... Indicates the processing of each instruction.

6)..... Indicates the execution condition of each instruction and details are as described below:

| Symbol | Execution Condition |
| :--- | :--- |


| No entry | Instruction which is always executed regardless of ON/OFF of the preceding condition. <br> If the preceding condition is OFF, that instruction executes an OFF processing. |
| :--- | :--- |
| $\square$ | Instruction which is executed during ON. Executes instruction only while the preceding <br> condition of that instruction is on. When the preceding condition is off, that instruction <br> is not executed and not processed. |
|  | Instruction which is executed once during ON. Executes instruction only at the positive <br> transition of the preceding condition of instruction, i.e. the condition changes from off <br> to on. Thereafter, even if the condition is on, that instruction is not executed and not <br> processed. |
| Instruction which is executed once during OFF. Executes instruction only at the <br> negative transition of the preceding condition of instruction, i.e. the condition changes <br> from on to off. Thereafter, even is the condition is off, that instruction is not executed <br> and not processed. |  |

7)..... Indicates the number of steps of each instruction. The number of steps, which change depending on conditions, is indicated in two stages. For details, refer to each instruction.

## POINT

If extension devices are used or index qualification is performed with bit devices in the case of the instructions which need device specification for the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, the number of steps increases. Refer to Section 3.8.1 for details.
8).... The mark indicates that the instruction can be indexed ( $Z, V$ ).

The $\triangle$ mark indicates that the instruction can be indexed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
9).... The mark indicates that the instruction is a subset instruction.

The $\triangle$ mark indicates that the subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
10)... Indicates applicable CPU.

The O mark indicates that it is applicable to all types of CPUs.
The $\triangle$ mark indicates that it is applicable to some types of CPUs.
The — mark indicates that it is applicable to specific CPUs.
11).... Indicates a page which explains each instruction.

### 2.2.2 Sequence instructions

(1) Contact instructions

Table 2.3 Contact Instructions

| Classification | $\stackrel{\rightharpoonup}{5}$ | Instruction Symbol | Symbol | Contents of Processing | Execution Condition |  | $\begin{aligned} & \text { 㐅 } \\ & \stackrel{\text { ¢ }}{0} \end{aligned}$ |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Contact | - | LD | $\because \vdash$ | Logical operation start (NO contact operation start) |  | 1 | $\begin{aligned} & { }^{*} 2 \\ & \mathbf{4} \end{aligned}$ |  | O |  | 5-2 |
|  |  | LDI |  | Logical NOT operation start (NC contact operation start) |  | 1 | $\begin{aligned} & \hline{ }^{*} 2 \\ & \mathbf{\Delta} \end{aligned}$ |  | O |  | 5-2 |
|  |  | AND |  | Logical product (NO contact series connection) |  | 1 | $\begin{aligned} & { }^{*} 2 \\ & \Delta \end{aligned}$ |  | O |  | 5-2 |
|  |  | ANI | XY | Logical product NOT (NC contact series connection) |  | 1 | $\stackrel{*}{*}$ |  | O |  | 5-2 |
|  |  | OR | $\square \vdash$ | Logical add (NO contact parallel connection) |  | 1 | $\stackrel{*}{*} 2$ |  | O |  | 5-2 |
|  |  | ORI | $L \nvdash$ | Logical add NOT (NC contact parallel connection) |  | 1 | $\stackrel{\star}{*} 2$ |  | O |  | 5-2 |

(2) Connection instructions

Table 2.4 Connection Instructions

| Classiflcation | 宕 | Instruction Symbol | Symbol | Contents of Processing | Execution Condition |  |  | $\begin{aligned} & \stackrel{\Phi}{0} \\ & \stackrel{\omega}{\bar{\omega}} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Connec tion | - | ANB |  | ANDs logical blocks. (Series connection of blocks) |  | 1 |  |  | O |  | 5-5 |
|  |  | ORB |  | Ors logical blocks. (Parallel connection of blocks) |  | 1 |  |  | O |  | 5-5 |
|  |  | MPS |  | Stores the operation result. |  | 1 |  |  | 0 |  | 5-9 |
|  |  | MRD |  | Reads the operation result from MPS |  | 1 |  |  | O |  | 5-9 |
|  |  | MPP |  | Reads the operation result from MPS and clears the result. |  | 1 |  |  | O |  | 5-9 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(3) Output instructions

Table 2.5 Output instructions

| Classification | $\stackrel{\div}{5}$ | Instruction Symbol | Symbol |  | Contents of Processing | Execution Condition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $\stackrel{\rightharpoonup}{\otimes}$ $\stackrel{\rightharpoonup}{3}$ $\omega$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT | - | OUT | $\square \quad H$ |  | Device output |  | $\frac{1}{3}$ | ${ }^{*} 2$ | O |  |  | 5-14 |
|  |  | SET | SET D |  | Device set | * | $\frac{1}{3}$ | $\stackrel{*}{*}$ |  | O |  | 5-19 |
|  |  | RST | RST D |  | Device reset | * | $\frac{1}{3}$ | ${ }^{*} 2$ |  | $\bigcirc$ |  | 5-19 |
|  |  | PLS | PLS $D$ |  | Generates one-program cycle pulses on the leading edge of input signal. | $\uparrow$ | 3 | ${ }_{4}^{*}$ |  | O |  | 5-23 |
|  |  | PLF | $\begin{array}{\|l\|l\|} \hline \text { PLF } & \mathrm{D} \\ \hline \end{array}$ |  | Generates one-program cycle pulses on the trailing edge of input signal. | $\checkmark$ | 3 | ${ }^{* 2}$ |  | O |  | 5-23 |
|  |  | CHK | $\begin{array}{\|l\|l\|l\|} \hline \text { СнK } & \text { D1 } & \text { D2 } \\ \hline \end{array}$ |  | Device output reverse Valid in I/O refresh mode | $\stackrel{\rightharpoonup}{ }$ | 5 |  |  | $\triangle$ | Not applicable to An, A3V, A2C, A3H, A3M, A52G, AnA, A2AS, QCPU-A (A Mode) and AnU. | 5-25 |

## REMARK

Execution Condition marked * in (3) Output instructions:
a When the device used is F (annunciator).

When the other device is used.
(4) Shift instructions

Table 2.6 Shift Instructions

| Classification | $\stackrel{\pi}{5}$ | Instruction Symbol | Symbol |  | Contents of Processing | Execution Condition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\sigma} \\ & \stackrel{0}{亏} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift | - | SFT | SFT | D | Shifts device 1 bit |  | 3 | ${ }^{*}{ }^{2}$ |  | O |  | 5-27 |
|  |  | SFTP | - SFTP | D |  | $\wedge$ | 3 | $\stackrel{*}{*}$ |  | $\bigcirc$ |  | 5-27 |

(5) Master control instructions

Table 2.7 Master Control Instructions

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(6) Termination instructions

Table 2.8 Termination Instructions

| Classification | $\stackrel{7}{5}$ | Instruction Symbol | Symbol | Contents of Processing | Execution Condition |  | $\begin{aligned} & \text { 䧺 } \end{aligned}$ |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left.\begin{gathered} \text { Program } \\ \text { end } \end{gathered} \right\rvert\,$ | - | FEND |  | Always used at the end of the main routine program to terminate processing. |  | 1 |  |  | O |  | 5-33 |
|  | - | END |  | Always used at the end of the sequence program to return to step 0. |  | 1 |  |  | O |  | 5-35 |

(7) Other instructions

Table 2.9 Other Instructions

| Classification | $\overline{5}$ | Instruction Symbol | Symbol | Contents of Processing | Execution Condition |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{0}} \\ & \stackrel{\omega}{3} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stop | - | STOP | STOP | Resets output after the input condition is enabled, and stops the sequence program. The sequence program is resumed by setting the RUN key switch to RUN. | $\sqrt{L}$ | 1 |  |  | O |  | 5-37 |
| No operation | - | NOP |  | No operation <br> For program erasure or space |  | 1 |  |  | O |  | 5-39 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

### 2.2.3 Basic instructions

(1) Comparison instructions

Table 2.10 Comparison Operation Instructions (Continue)

| Classification | \% | Instruction Symbol | Symbol | Contents of Processing | $\begin{gathered} \text { Execu- } \\ \text { tion Con- } \\ \text { dition } \end{gathered}$ |  | $\begin{aligned} & \stackrel{\times}{\stackrel{\rightharpoonup}{0}} \\ & \underline{\underline{0}} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16-bit data comparison | $\begin{aligned} & \text { 呂 } \\ & \stackrel{0}{\circ} \end{aligned}$ | LD $=$ | $1 \mathrm{LD}=$ S 1 S 2 <br>    | Continuity when $(\mathrm{S} 1)=(\mathrm{S} 2)$ <br> Non-continuity when (S1) $\neq(\mathrm{S} 2)$ | $\cdots$ | 5 | - | - | $\bigcirc$ |  | 6-4 |
|  |  | AND= |  |  |  | $\begin{aligned} & 5 \\ & \hline 7 \end{aligned}$ | - | $\bullet$ | O |  | 6-4 |
|  |  | OR= | $\begin{array}{\|l\|l\|l\|} \hline \text { OR= } & \mathrm{S} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  | $\square \square$ | 5 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | LD<> | $\begin{array}{\|l\|l\|l\|} \hline \text { LD<> } & \mathrm{S} 1 & \mathrm{~S} 2 \\ \hline \end{array}$ | Continuity when $(\mathrm{S} 1) \neq(\mathrm{S} 2)$ <br> Non-continuity when (S1) = (S2) | $\square$ | 5 <br> 7 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | AND<> | $\begin{array}{\|l\|l\|l\|} \hline \text { AND }<> & \text { S1 } & \text { S2 } \\ \hline \end{array}$ |  | $\square$ | 5 <br> 7 <br> 7 | - | - | O |  | 6-4 |
|  |  | OR<> | $\begin{array}{\|l\|l\|l\|} \hline \text { OR<> } & \text { S1 } & \text { S2 } \\ \hline \end{array}$ |  | $\square{ }^{\square}$ | 5 <br> 7 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | $\overline{L D>}$ | LD> s 1 s 2 | Continuity when (S1) > (S2) <br> Non-continuity when $(\mathrm{S} 1) \leq(\mathrm{S} 2)$ | $\square$ | 7 <br>  <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | AND> | $\begin{array}{\|l\|l\|l\|} \hline \text { AND> } & \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  | $\square \square$ | 7 <br> 7 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | OR> | $\begin{array}{\|l\|l\|l\|} \hline \text { LOR> } & \text { S1 } & \text { S2 } \\ \hline \end{array}$ |  | $\square$ | 7 <br> 7 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | LD<= | $\begin{array}{\|l\|l\|l\|} \hline \mathrm{ID}<= & \mathrm{S} 1 & \mathrm{~S} 2 \\ \hline \end{array}$ | Continuity when $(\mathrm{S} 1) \leq(\mathrm{S} 2)$ Non-continuity when (S1) > (S2) | $\square$ | 7 <br> 5 <br> 7 | - | - | O |  | 6-4 |
|  |  | AND<= | $\begin{array}{\|l\|l\|l\|} \hline \text { AND }<= & \mathrm{S} 1 & \mathrm{~S} 2 \\ \hline \end{array}$ |  | $\square$ | 7 <br> 7 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | OR<= | $\begin{array}{\|l\|l\|l\|} \hline \mathrm{OR}<= & \mathrm{S} 1 & \mathrm{~S} 2 \\ \hline \end{array}$ |  | $\square$ | 5 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | $\mathrm{LD}<$ | LD $<$ $S 1$ S2 | Continuity when (S1) < (S2) <br> Non-continuity when (S1) $\geq$ (S2) | $\square \square$ | 5 7 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | $\overline{\mathrm{AND}<}$ | $\begin{array}{\|l\|l\|l\|} \hline \text { AND }< & \text { S1 } & \mathrm{S} 2 \\ \hline \end{array}$ |  |  | 5 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | OR< | $\begin{array}{\|l\|l\|l\|} \hline \text { OR }< & \mathrm{S} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  | $\square$ | 5 <br> 7 | - | - | O |  | 6-4 |
|  |  | LD>= | $\begin{array}{\|l\|l\|l\|} \hline \text { LD } D= & \text { S1 } & \mathrm{S} 2 \\ \hline \end{array}$ | Continuity when (S1) $\geq$ (S2) <br> Non-continuity when (S1) < (S2) | $\square$ | 5 <br> 7 | - | $\bullet$ | O |  | 6-4 |
|  |  | AND>= | $\begin{array}{\|l\|l\|l\|} \hline \text { AND }>= & \mathrm{S} 1 & \mathrm{~S} 2 \\ \hline \end{array}$ |  | $\square$ | 5 <br> 7 <br> 7 | - | - | O |  | 6-4 |
|  |  | OR>= | $\begin{array}{\|l\|l\|l\|} \hline \mathrm{OR}>= & \mathrm{S} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  | $\square$ | 5 <br> 7 | - | $\bullet$ | O |  | 6-4 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

Table 2.10 Comparison Operation Instructions

| Classification | $\frac{5}{5}$ | Instruction Symbol |  |  | Contents of Processing | Execution Condition |  | $\begin{aligned} & \text { 区 } \\ & \stackrel{\text { In }}{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\omega}{亏} \\ & \stackrel{\rightharpoonup}{n} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 bit data comparison |  | LDD= | LDD= | $\begin{array}{\|l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ =(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when (S1+1, S1) } \\ \neq(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | $\square$ | 11 | $\bullet$ |  | $\bigcirc$ |  | 6-6 |
|  |  | ANDD $=$ | ANDD $=$ | $\begin{array}{l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  |  | 11 | $\bullet$ |  | $\bigcirc$ |  | 6-6 |
|  |  | ORD= |  |  |  | $\square$ | 11 | $\bullet$ |  | $\bigcirc$ |  | 6-6 |
|  |  | LDD<> | LDD<> | $\begin{array}{l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ \neq(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ =(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | $\square$ | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | ANDD<> | ANDD<> | s 1 s 2 |  |  | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | ORD<> | ORD<> |  |  | $\square$ | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | LDD> | LDD> | $\begin{array}{\|l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ | Continuity when $(\mathrm{S} 1+1, \mathrm{~S} 1)$ $>(\mathrm{S} 2+1, \mathrm{~S} 2)$ <br> Non-continuity when (S1+1, S1) <br> $\leq(\mathrm{S} 2+1, \mathrm{~S} 2)$ | $\square$ | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | ANDD> | ANDD> | s1 2 |  |  | 11 | $\bullet$ |  | 0 |  | 6-6 |
|  |  | ORD> | ORD> | $\begin{array}{\|l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  | $\square$ | 11 | $\bullet$ |  | $\bigcirc$ |  | 6-6 |
|  |  | LDD $<=$ | LDD $<=$ | $s 1$ $s 2$ | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ \leq(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when (S1+1, S1) } \\ >(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | $\square$ | 11 | $\bullet$ |  | 0 |  | 6-6 |
|  |  | ANDD<= | $\text { ANDD }<=$ | s1 s 2 |  |  | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | ORD< $<$ | $\text { ORD }<=$ | $\begin{array}{\|l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  | $\square$ | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | LDD< | LDD < | $\begin{array}{\|l\|l\|} \hline \text { s1 } & \text { s2 } \\ \hline \end{array}$ | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ <(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when (S1+1, S1) } \\ \geq(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | $\square$ | 11 | $\bullet$ |  | 0 |  | 6-6 |
|  |  | ANDD< | ANDD | $\begin{array}{\|l\|l\|} \hline \text { s1 } & \text { s2 } \\ \hline \end{array}$ |  | - | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | ORD< | ORD < | $\begin{array}{\|l\|l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ |  | $\square$ | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | LDD>= | LDD>= | $\begin{array}{\|l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 \\ \hline \end{array}$ | $\begin{gathered} \text { Continuity when }(\mathrm{S} 1+1, \mathrm{~S} 1) \\ \geq(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \text { Non-continuity when (S1+1, S1) } \\ <(\mathrm{S} 2+1, \mathrm{~S} 2) \end{gathered}$ | $\square$ | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | ANDD>= | $\text { ANDD }>=$ |  |  |  | 11 | $\bullet$ |  | O |  | 6-6 |
|  |  | ORD>= |  |  |  | $\square$ | 11 | $\bullet$ |  | O |  | 6-6 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(2) Arithmetic operation instruction

Table 2.11 Arithmetic Operation Instruction (Continue)

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\mathbf{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

Table 2.11 Arithmetic Operation Instruction (Continue)

| Classification | E | Instruction Symbol |  | bol | Contents of Processing | Execution Condition |  | $\stackrel{\underset{\sim}{\circ}}{\stackrel{\rightharpoonup}{c}}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\omega}{亏} \\ & \omega \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \text { BIN } \\ \text { 32bit } \\ \text { multipli- } \\ \text { cation/ } \\ \text { division } \end{array}$ | $\begin{aligned} & \text { 呂 } \\ & \stackrel{\sim}{\omega} \end{aligned}$ | D* | D* | S1 S2 D | $\underset{\rightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})}{(\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \mathrm{~S})}$ |  | 11 | - | $\bullet$ | O |  | 6-19 |
|  |  | D*P | D*P | S1 S2 D |  | $\wedge$ | 11 | $\bullet$ | $\bullet$ | O |  | 6-19 |
|  |  | D/ | $-D /$ | $\begin{array}{\|l\|l\|l\|} \hline \mathrm{s} 1 & \mathrm{~s} 2 & \mathrm{D} \\ \hline \end{array}$ | $\begin{gathered} (\mathrm{S} 1+1, \mathrm{~S} 1) /(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow \\ \text { Quotient }(\mathrm{D}+1, \mathrm{D}), \\ \text { Remainder }(\mathrm{D}+3, \mathrm{D}+2) \end{gathered}$ |  | 11 | - | $\bullet$ | O |  | 6-19 |
|  |  | D/P | D/ P | s 1 s 2 D |  | $\wedge$ | 11 | - | - | O |  | 6-19 |
| BCD <br> 4-digit addition/ subtraction | 0 <br> $\vdots$ <br> $\vdots$ <br> $\vdots$ <br> $\vdots$ <br> $\vdots$ | B+ | $\text { - } \mathrm{B}+$ | $\begin{array}{l\|l\|l\|} \hline \mathrm{S} & \mathrm{D} & \\ \hline \end{array}$ | (D) $+(\mathrm{S}) \rightarrow$ (D) | $\square$ | 7 | $\bullet$ | *3 | O |  | 6-22 |
|  |  | B+P | $\mathrm{B}+\mathrm{P}$ | S $\mathrm{D}^{\text {D }}$ |  | $\wedge$ | 7 | - | $4$ | O |  | 6-22 |
|  |  | B+ | B+ | S1 S2 D | $(\mathrm{S} 1)+(\mathrm{S} 2) \rightarrow$ (D) | $\cdots$ | 9 | $\bullet$ |  | O |  | 6-22 |
|  |  | B+P | B+P |  |  | $\wedge$ | 9 | $\bullet$ |  | O |  | 6-22 |
|  |  | B- | $- \text { B- }$ | s $\mathrm{D}^{\text {d }}$ | (D) - (S) $\rightarrow$ (D) | $\square$ | 7 | - | * ${ }^{\text {4 }}$ | O |  | 6-22 |
|  |  | B-P | B-P | S $\mathrm{D}^{\text {D }}$ |  |  | 7 | $\bullet$ | ${ }_{\Delta}^{* 3}$ | O |  | 6-22 |
|  |  | B- | B- | S1 S2 D | (S1) - (S2) $\rightarrow$ (D) | $\square$ | 9 | $\bullet$ |  | $\bigcirc$ |  | 6-22 |
|  |  | B-P | B- P | S1 S2 D |  | $\wedge$ | 9 | - |  | $\bigcirc$ |  | 6-22 |
| $B C D$ 8-digit addition subtraction | $\begin{aligned} & 0 \\ & \stackrel{0}{0} \\ & \stackrel{\rightharpoonup}{\circ} \\ & 0 \\ & 0.0 \end{aligned}$ | DB+ | DB+ | S $\mathrm{D}^{\mathrm{D}}$ - | $\underset{\rightarrow(\mathrm{D}+1, \mathrm{D})}{(\mathrm{D}+1, \mathrm{D})+(\mathrm{S}+1, \mathrm{~S})}$ | $\square$ | 9 | - |  | $\bigcirc$ |  | 6-25 |
|  |  | DB+P | $\mathrm{DB}+\mathrm{P}$ | s D $\mathrm{D}^{1}$ |  | $\uparrow$ | 9 | $\bullet$ |  | O |  | 6-25 |
|  |  | DB+ | DB + | S1 S2 D | $\underset{\rightarrow(\mathrm{D}+1, \mathrm{D})}{(\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1)}$ | $\square$ | 11 | - |  | O |  | 6-25 |
|  |  | DB+P | DB + P | S1 S2 D |  | $\wedge$ | 11 | - |  | $\bigcirc$ |  | 6-25 |
| BCD 8-digit addition, subtraction | 0 <br> 0 <br> $\vdots$ <br> 0 <br> 0 <br> 0 <br> 0 | DB- | DB- | S $\mathrm{D}^{\text {D }}$ - | $\begin{gathered} (\mathrm{D}+1, \mathrm{D})-(\mathrm{S}+1, \mathrm{~S}) \\ \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{gathered}$ | $\square$ | 9 | - |  | O |  | 6-25 |
|  |  | DB-P | DB- P | S D - |  | $\wedge$ | 9 | $\bullet$ |  | O |  | 6-25 |
|  |  | DB- | B- | S1 S2 D | $\begin{gathered} (\mathrm{S} 1+1, \mathrm{~S} 1)-(\mathrm{S} 2+1, \mathrm{~S}) \\ \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{gathered}$ | $]$ | 11 | - |  | $\bigcirc$ |  | 6-25 |
|  |  | DB-P | - $\mathrm{DB}^{\text {- }}$ | S1 S2 D |  | $\wedge$ | 11 | $\bullet$ |  | $\bigcirc$ |  | 6-25 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

Table 2.11 Arithmetic Operation Instructions

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(3) $\mathrm{BCD} \leftrightarrow \mathrm{BIN}$ conversion instructions

Table 2.12 BCD $\leftrightarrow$ BIN Conversion Instructions

| Classification | $\stackrel{: k}{5}$ | Instruction Symbol | Symbol |  |  | Contents of Processing | Execution Condition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \text { BCD } \\ \text { conver- } \\ \text { sion } \end{array}$ | $\begin{aligned} & \mathscr{0} \\ & \stackrel{0}{0} \\ & \stackrel{O}{\circ} \end{aligned}$ | BCD | $-\mathrm{BCD}$ |  | D |  | $\square$ | 5 | $\bullet$ | $\bullet$ | $\bigcirc$ |  | 6-39 |
|  |  | BCDP | $-3 \text { BCDP }$ |  | $\mathrm{D}$ |  | $\uparrow$ | 5 | $\bullet$ | $\bullet$ | O |  | 6-39 |
|  |  | DBCD | DBCD |  | D -1 | $\frac{(\mathrm{S} 1+1, \mathrm{~S} 1)}{\mathrm{\Delta} \mathrm{BIN}(0 \text { to } 99999999)} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 9 | $\bullet$ | *3 | O |  | 6-39 |
|  |  | DBCDP | DBCDP |  | D - |  | $\wedge$ | 9 | $\bullet$ | $\stackrel{*}{*}$ | O |  | 6-39 |
| $\begin{gathered} \text { BIN } \\ \text { conver- } \\ \text { sion } \end{gathered}$ | $\begin{aligned} & \frac{0}{0} \\ & \stackrel{\rightharpoonup}{\bar{j}} \end{aligned}$ | BIN | BIN |  | D | $\frac{(\mathrm{S})}{\mathrm{B}} \xrightarrow[\mathrm{BCD}(0 \text { to } 9999)]{\mathrm{BIN} \text { conversion }}(\mathrm{D})$ | $\square$ | 5 | $\bullet$ | $\bullet$ | $\bigcirc$ |  | 6-42 |
|  |  | BINP | $- \text { BINP }$ |  | D |  | A | 5 | - | $\bullet$ | O |  | 6-42 |
|  |  | DBIN | Bin |  | D $\dagger$ | $\frac{(\mathrm{S} 1+1, \mathrm{~S} 1)}{\mathrm{B} \mathrm{BCD} \text { conversion }} \longrightarrow(\mathrm{D}+1, \mathrm{to} 99999999)$ | $\square$ | 9 | $\bullet$ |  | $\bigcirc$ |  | 6-42 |
|  |  | DBINP | DBINP |  | D -1 |  | $\uparrow$ | 9 | $\bullet$ |  | $\bigcirc$ |  | 6-42 |

(4) Data transfer instructions

Table 2.13 Data Transfer Instructions (Continue)

| Classification | $\stackrel{5}{5}$ | Instruction Symbol | Symbol |  |  | Contents of Processing | Execution Condition |  | $\begin{aligned} & \text { 区 } \\ & \stackrel{\text { © }}{6} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\otimes} \\ & \stackrel{0}{0} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer |  | MOV | $- \text { Mov }$ |  | D | (S) $\rightarrow$ (D) |  | 5 | $\bullet$ | $\bullet$ | O |  | 6-47 |
|  |  | MOVP | MOVP |  | $\mathrm{D}$ |  | $\stackrel{\square}{ }$ | 5 | $\bullet$ | $\bullet$ | O |  | 6-47 |
|  |  | DMOV | DMOV |  | D $H$ | $(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 7 | $\bullet$ | - | O |  | 6-47 |
|  |  | DMOVP | DMOVP |  | D -1 |  | $\wedge$ | 7 | $\bullet$ | - | O |  | 6-47 |
| Negation transfer | $\begin{aligned} & \mathscr{0} \\ & \vdots \\ & \vdots \end{aligned}$ |  | $-\sqrt{\text { CML }}$ |  | D | $\overline{\text { (S) }} \rightarrow$ (D) | $\square$ | 5 | $\bullet$ | $\bullet$ | O |  | 6-49 |
|  |  | CMLP | $-\sqrt{\text { CMLP }}$ |  | D |  | $\stackrel{\square}{ }$ | 5 | $\bullet$ | $\bullet$ | O |  | 6-49 |
|  | $\begin{aligned} & \text { n } \\ & \text { (1) } \end{aligned}$ | DCML | DCML |  |  | $\overline{(S+1, S)} \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 7 | $\bullet$ | $\bullet$ | O |  | 6-49 |
|  |  | DCMLP | DCMLP |  | $\mathrm{D}$ |  | $\checkmark$ | 7 | $\bullet$ | - | O |  | 6-49 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

Table 2.13 Data Transfer Instructions

(5) Program branch instructions

Table 2.14 Program Branch Instructions

| Classification | $\frac{\pi}{5}$ | Instruction Symbol | Symbol | Contents of Processing | Execution Condition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jump | - | CJ | $C J$ $P * *$ | Jumps to $\mathrm{P}^{* *}$ after the input condition is enabled. |  | 3 | - | * ${ }^{\text {a }}$ | $\bigcirc$ |  | 6-58 |
|  |  | SCJ | $S C J$ $P * *$ | Jumps to P ** beginning with the next scan after the input condition is enabled. |  | 3 | - | ${ }_{4}^{* 3}$ | $\bigcirc$ |  | 6-58 |
|  |  | JMP | JMP $P^{* *}$ | Unconditionally jumps to $\mathrm{P}^{* *}$ |  | 3 | $\bigcirc$ | *3 | $\bigcirc$ |  | 6-58 |
| Subroutine call | - | CALL | CALL $P * *$ | Executes the subroutine program at $P^{* *}$ after the input condition is enabled. | $\square$ | 3 | $\bigcirc$ | *3 | $\bigcirc$ |  | 6-62 |
|  |  | CALLP | CALLP $P * *$ |  |  | 3 | $\bigcirc$ | *3 | $\bigcirc$ |  |  |
|  |  | RET | RET | Returns execution from the subroutine program to the sequence program. |  | 1 |  |  | $\bigcirc$ | Not applicable to A3V, A2C and A52G. | 6-62 |
| Interrupt program call | - | EI | EI | Enables interrupt program run. <br> Valid for AnN with M9053 off. |  | 1 |  |  | $\Delta$ |  | 6-64 |
|  |  | DI | $\square \square$ | Disables interrupt program run. Valid for AnN with M9053 off. |  | 1 |  |  | $\triangle$ | Not applicable to A3V, A2C and A52G. | 6-64 |
|  |  | IRET | IRET | Returns execution from the interrupt program to the sequence program. |  | 1 |  |  | $\triangle$ | Not applicable to A3V, A2C and A52G. | 6-64 |
| Micro-computer program call | - | SUB | SUB $n$ | Executes the microcomputer program specified by n . |  | 3 | $\bigcirc$ |  | $\triangle$ | Not applicable to AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board. | 6-67 |
|  |  | SUBP | SUBP n |  | $\checkmark$ | 3 | $\bigcirc$ |  | $\Delta$ | Not applicable to AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board. | 6-67 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A 3 H , A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(6) Program switching instruction

Table 2.15 Program Switching Instruction

(7) Refresh instructions

Table 2.16 Refresh Instructions

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

### 2.2.4 Application instructions

(1) Logical operation instructions

Table 2.17 Logical Operation Instructions

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\Delta$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\mathbf{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

Table 2.17 Logical Operation Instructions (Continue)

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\mathbf{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(2) Rotation instructions

Table 2.18 Rotation Instructions

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\triangle$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(3) Shift instructions

Table 2.19 Shift Instructions

| Classification | $\stackrel{\rightharpoonup}{5}$ | Instruction Symbol | Symbol |  | Contents of Processing | Execution Condition |  | $\begin{aligned} & \text { 줄 } \\ & \text { 흥 } \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\omega}{亏} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n bitshift | $\begin{aligned} & \text { ! } \\ & \stackrel{0}{\circ} \end{aligned}$ | SFR | $-{ }_{\mathrm{SFR}}$ | $\begin{array}{l\|l\|} \hline \mathrm{D} & \mathrm{n} \\ \hline \end{array}$ |  | $\square$ | 5 | $\bullet$ | $\bullet$ | O |  | 7-31 |
|  |  | SFRP | $- \text { SFRP }$ | D $\mathrm{n}^{\text {n }}$ |  | 4 | 5 | $\bullet$ | $\bullet$ | O |  | 7-31 |
|  |  | SFL | $-{ }^{\text {SFL }}$ | $\begin{array}{l\|l\|l\|} \hline \mathrm{D} & \mathrm{n} \\ \hline \end{array}$ |  | $\square$ | 5 | - | $\bullet$ | O |  | 7-31 |
|  |  | SFLP | Sflp | D $\mathrm{n}^{1}$ |  | $\uparrow$ | 5 | - | - | O |  | 7-31 |
| $\begin{aligned} & 1 \text { bit } \\ & \text { chift } \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\circ} \\ & \end{aligned}$ | BSFR | $\begin{array}{\|l\|l\|l\|} \hline \text { BSFR } & \mathrm{D} & \mathrm{n} \\ \hline \end{array}$ |  |  | $\square$ | 7 | $\bullet$ |  | O |  | 7-33 |
|  |  | BSFRP | BSFRP | D $\mathrm{n}^{\mathrm{n}} \mathrm{H}$ |  | $\wedge$ | 7 | $\bullet$ |  | O |  | 7-33 |
|  |  | BSFL | BSFL | $\begin{array}{l\|l\|} \hline \mathrm{D} & \mathrm{n} \\ \hline \end{array}$ |  | $\square$ | 7 | $\bullet$ |  | O |  | 7-33 |
|  |  | BSFLP | $- \text { BSFLP }$ | D $\mathrm{D}^{\mathrm{n}} \mathrm{H}$ |  | $\wedge$ | 7 | $\bullet$ |  | O |  | 7-33 |
| $\begin{aligned} & 1 \text { ward } \\ & \text { shift } \end{aligned}$ | $\begin{aligned} & \text { 믺 } \\ & \stackrel{N}{3} \\ & \end{aligned}$ | DSFR | $- \text { DSFR }$ | D $\mathrm{n}^{\mathrm{n}} \mathrm{H}$ |  | $\square$ | 7 | $\bullet$ | $\stackrel{*}{*}$ | $\triangle$ | Not applicable to A73 | 7-35 |
|  |  | DSFRP | DSFRP D n |  |  | $\wedge$ | 7 | $\bullet$ | $\stackrel{*}{4}$ | $\triangle$ | Not applicable to A73 | 7-35 |
|  |  | DSFL | DSFL D n |  |  | $\square$ | 7 | $\bullet$ | $\stackrel{*}{4}$ | $\Delta$ | Not applicable to A73 | 7-35 |
|  |  | DSFLP | $\square$ |  |  | $\wedge$ | 7 | $\bullet$ | ${ }^{*}$ | $\Delta$ | Not applicable to A73 | 7-35 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\mathbf{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(1) Data processing instructions

Table 2.20 Date Processing Instructions

| Classification | 5 | Instruction Symbol | Symbol |  | Contents of Processing | Execution Condition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{\bullet} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ | Applicable CPU |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Date search |  | SER | SER  <br> S1 21 n |  |  | $\square$ | 9 | $\bullet$ |  | 0 |  | 7-38 |
|  |  | SERP | $-{ }^{\text {SERP }}$ | s1 $\mathrm{s} 2 / \mathrm{n}-1$ |  | $\wedge$ | 9 | $\bullet$ |  | O |  | 7-38 |
| $\begin{gathered} \text { Bit } \\ \text { check } \end{gathered}$ |  | SUM | $-\boxed{\text { SUM }}$ | $s$ | (S) | $\square$ | 3 | $\bullet$ | $\stackrel{*}{*}$ | O |  | 7-40 |
|  |  | SUMP | $- \text { SUMP }$ | $s \rightarrow$ | $\square$ <br> $\rightarrow$ A0 : Quantity of 1 | $\uparrow$ | 3 | $\bullet$ | $\stackrel{* 3}{*}$ | O |  | 7-40 |
|  | $\begin{aligned} & \mathscr{N} \\ & \stackrel{\varrho}{0} \end{aligned}$ | DSUM |  |  | - A0 : Quantity of 1 | $\square$ | 3 | $\bullet$ |  | 0 |  | 7-40 |
|  |  | DSUMP | - DSUMPs |  |  | $\uparrow$ | 3 | $\bullet$ |  | 0 |  | 7-40 |
| Decode Encode | $\begin{aligned} & \text { M } \\ & \text { N } \\ & \text { ¿ } \end{aligned}$ | DECO | Deco S D n |  | Decode from 8 to 256 | $\square$ | 9 | $\bullet$ |  | 0 |  | 7-42 |
|  |  | DECOP | Decor S D n |  |  | $\wedge$ | 9 | $\bullet$ |  | $\bigcirc$ |  | 7-42 |
|  |  | ENCO | Enco S D n |  | Decode from 256 to 8$\stackrel{(\mathrm{S})}{\stackrel{\text { ® }}{2}} \mathrm{i}^{\mathrm{n}} \text { bits } \xrightarrow{\text { Encode }} \stackrel{(\mathrm{D})}{\substack{\mathrm{n} \mid}}$ | $\square$ | 9 | $\bullet$ |  | 0 |  | 7-42 |
|  |  | ENCOP | Encor s D n |  |  | $\wedge$ | 9 | $\bullet$ |  | 0 |  | 7-42 |
|  | $\begin{aligned} & \underline{0} \\ & \stackrel{0}{6} \end{aligned}$ | SEG | $\begin{array}{\|l\|l\|l\|} \hline \text { SEG } & \mathrm{s} & \mathrm{n} \\ \hline \end{array}$ |  |  | $\square$ | 7 | $\bullet$ | $\stackrel{*}{*}$ | $\triangle$ | Not applicable to A3V. | 7-44 |
| $\begin{array}{\|l\|l}  & \begin{array}{c} \text { Bit set } \\ \text { reset } \end{array} \end{array}$ |  | BSET | BSET $D$ n <br>  BSETP $D$ n  |  | (D) | $\square$ | 7 | $\bullet$ |  | $\bigcirc$ |  | 7-46 |
|  |  | BSETP |  |  | $\wedge$ | 7 | $\bullet$ |  | $\bigcirc$ |  | 7-46 |
|  |  | BRST |  |  |  | (D)$15 \mathrm{n}$ | $\square$ | 7 | $\bullet$ |  | $\bigcirc$ |  | 7-46 |
|  |  | BRSTP | BRSTP D n |  | $\wedge$ |  | 9 | - |  | $\bigcirc$ |  | 7-46 |
| Accocia -tion Dissociation |  | DIS | DIS S D n <br>     |  |  | $\square$ | 9 | $\bullet$ |  | $\bigcirc$ |  | 7-48 |
|  |  | DISP | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { DISP } & \mathrm{S} & \mathrm{D} & \mathrm{n} \\ \hline \end{array}$ |  |  | $\wedge$ | 9 | $\bullet$ |  | O |  | 7-48 |
|  |  | UNI |     <br> UNI $s$ $D$ $n$ |  |  | $\square$ | 9 | $\bullet$ |  | $\bigcirc$ |  | 7-48 |
|  |  | UNIP |  UNIP $s$ $D$ $n$ |  |  | $\wedge$ | 9 | $\bullet$ |  | O |  | 7-48 |
| ASCII conversion | - | ASC | $\begin{array}{\|c\|c\|} \hline \text { ASC } & \mathrm{Al} \\ \mathrm{CH} \\ \hline \end{array}$ | $\begin{aligned} & \text { anumeri } \\ & \text { acter } \end{aligned}$ | Converts alphanumeric characters into ASCII codes and stores into 4 points beginning with the devices, D. | $\uparrow$ | 13 | $\bullet$ |  | $\bigcirc$ |  | 7-51 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
（5）FIFO instructions
Table 2．21 FIFO Instructions

| Classi－ fication | $\stackrel{\pi}{5}$ | Instruction Symbol | Symbol |  |  | Contents of | Processing | Execu－ tion Con－ dition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{0}} \\ & \stackrel{\omega}{亏} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write | $\begin{aligned} & \mathscr{0} \\ & \stackrel{0}{0} \\ & \stackrel{0}{0} \end{aligned}$ | FIFW | FIFW |  | D -1 |  |  | $\square$ | 7 | $\bullet$ |  | 0 |  | 7－54 |
|  |  | FIFWP | FIFWP |  | D -1 |  |  | $\wedge$ | 7 | $\bullet$ |  | $\bigcirc$ |  | 7－54 |
| Read |  | FIFR | FIFR | D1 | D2 -1 |  |  | $\square \square$ | 7 | $\bullet$ |  | $\bigcirc$ |  | 7－54 |
|  |  | FIFRP | FIFRP D1 D2 |  |  |  |  | $\wedge$ | 7 | $\bullet$ |  | O |  | 7－54 |

（6）Buffer memory Access instructions
Table 2．22 Buffer Memory Access Instruction（Continue）

| Classi－ fication | $\stackrel{\overleftarrow{7}}{5}$ | Instruction Symbol |  | Symbol | Contents of Processing | Execu－ tion Con－ dition |  | $\begin{aligned} & \text { 区 } \\ & \stackrel{\text { ¢ }}{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{0}} \\ & \stackrel{\omega}{亏} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Date read | $\begin{aligned} & \text { Dō } \\ & \frac{3}{3} \end{aligned}$ | FROM | From | n 1 $\mathrm{n}^{2}$ D $\mathrm{n}^{3}$ <br> l    | Reads data from the special function module． | $\square$ | 9 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G． | 7－59 |
|  |  | FROMP | －Fromp | $\mathrm{n} 1^{\mathrm{n} 2}$ D n 3 |  | $\wedge$ | 9 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G． | 7－59 |
|  |  | DFRO | $- \text { DERO }$ | n 1 n 2 D n 3 <br> -    |  | $\square$ | 9 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G． | 7－59 |
|  |  | DFROP | Dfrop | $\mathrm{n}^{\prime}$ n 2 D n 3 |  | $\wedge$ | 9 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G． | 7－59 |
| Date write | $$ | то | то | n 1 n 2 s n 3 <br> -1    | Writes data to the special function module． | $\square$ | 9 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G． | 7－61 |
|  |  | TOP | тов |     <br> n 1 n 2 s $\mathrm{n}^{3}$ |  | A | 9 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G． | 7－61 |
|  | $\begin{aligned} & \text { n } \\ & \stackrel{0}{0} \\ & 3_{N}^{2} \end{aligned}$ | DTO | DTO | n 1 n 2 s n 3 <br> -    |  | $\square$ | 11 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G． | 7－61 |
|  |  | DTOP | －Drop | n 1 n 2 D n 3 <br> $H$    |  | $\wedge$ | 11 | － |  | $\triangle$ | Not applicable to A2C and A52G． | 7－61 |
| Data read | $\begin{aligned} & \text { 밍 } \\ & \hline \end{aligned}$ | FROM | EROM |  | Reads data from remote terminals． | $\sqrt{\square}$ | 9 | $\bullet$ |  | － | Dedicated to A2C and A52G． | 7－63 |
|  |  | FROMP | EROMP |  |  | $\wedge$ | 9 | $\bullet$ |  | － | Dedicated to A2C and A52G． | 7－63 |
|  | $\begin{aligned} & \text { n } \\ & \substack{0 \\ \vdots \\ \sim} \end{aligned}$ | DFRO | DRRO |  |  | $\square$ | 9 | $\bullet$ |  | － | Dedicated to A2C and A52G． | 7－63 |
|  |  | DFROP | DrRop | ｜l｜l｜l｜l｜ |  | $\wedge$ | 9 | $\bullet$ |  | － | Dedicated to A2C and A52G． | 7－63 |

＊1：For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA，A2AS，AnU，QCPU－A（A Mode）and A2USH board，refer to Section 3．8．1．
＊2：The $\boldsymbol{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA， A2AS，AnU，QCPU－A（A Mode）and A2USH board only．
＊3：The $\mathbf{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A 3 H ， A3M，AnA，A2AS，AnU，QCPU－A（A Mode）and A2USH board only．

Table 2.22 Buffer Memory Access Instructions

| Classification | 5 | Instruction Symbol | Symbol | Contents of Processing | Execution Condition |  | $\begin{aligned} & \text { 즏 } \\ & \underline{\underline{C}} \end{aligned}$ |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Date write | $\begin{aligned} & \text { Dò } \\ & \end{aligned}$ | то |  | Writes data from remote terminals. | $\square$ | 9 | $\bullet$ |  | - | Dedicated to A2C and A52G. | 7-67 |
|  |  | TOP |  |  | $\stackrel{ }{ }$ | 9 | $\bullet$ |  | - | Dedicated to A2C and A52G. | 7-67 |
|  |  | DTO |  |  | $\square$ | 11 | $\bullet$ |  | - | Dedicated to A2C and A52G. | 7-67 |
|  |  | DTOP |  |  | $\wedge$ | 11 | $\bullet$ |  | - | Dedicated to A2C and A52G. | 7-67 |

(7) FOR/NEXT instructions

Table 2.23 FOR/NEXT Instructions

| Classification |  | Instruction Symbol | Symbol | Contents of Processing | Execution Condition |  | $\stackrel{\text { 잔 }}{\text { ¢ }}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\omega} \\ & \stackrel{\omega}{亏} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Repetition | - | FOR | FOR n | Executes the program area between FOR and NEXT " $n$ " times. |  | 3 | *2 | $\stackrel{*}{*}$ | O |  | 7-77 |
|  |  | NEXT | next |  |  | 1 | ${ }_{*}^{*}$ |  | O |  | 7-77 |

(8) Local, remote I/O station access instructions

Table 2.24 Local, Remote I/O Station Access Instructions

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\Delta$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\mathbf{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A 3 H , A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
(9) Display instructions

Table 2.25 Display Instructions

| Classification | $\stackrel{\rightharpoonup}{5}$ | Instruction Symbol | Symbol |  |  | Contents of Processing | Execution Condition |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ASCII } \\ & \text { print } \end{aligned}$ | - | PR | $P R$ $S$ $D$ |  |  | Outputs ASCII codes (16 characters) from the specified devices (8 points) to the output module. | $\wedge$ | 7 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G. | 7-94 |
|  |  | PR | PR S D |  |  | Outputs ASCII codes sequentially from the specified devices to the output module until NUL $(00 \mathrm{H})$ is given. | $\wedge$ | 7 | $\bullet$ |  | $\triangle$ | Not applicable to An, A3V, A2C and A52G. | 7-94 |
|  |  | PRC |  |  |  | Converts the comment in the specified device into ASCII code and outputs to the output module. The comment in device 1 may be output. | $\wedge$ | 7 | $\bullet$ |  | $\triangle$ | Not applicable to A2C and A52G. | 7-94 |
| Display | - | LED | LED s |  |  |  | $\wedge$ | 3 | $\bullet$ |  | - | Applicable to A3, A3N, A3H, A3M, A3A, A3U, A4U, A73, A3V and A3N board. | 7-100 |
|  |  | LEDA | LEDA Alphanumeri <br> character |  |  | Indicates the specified alphanumeric characters on the display$\binom{$ LEDA: First 8 characters }{ LEDB: Second 8 characters } | $\wedge$ | 13 |  |  | - | Applicable to A3, A3N, A3H, A3M, A73, A3V and A3N board. | 7-103 |
|  |  | LEDB | LEDB | $\begin{aligned} & \text { Alphanume } \\ & \text { charac } \end{aligned}$ | $\begin{aligned} & \text { merig } \\ & \text { cter } \end{aligned}$ |  | $\wedge$ | 13 |  |  | - | Applicable to A3, A3N, A3H, A3M, A73, A3V and A3N board. | 7-103 |
|  |  | LEDC | $\begin{array}{\|l\|l\|} \hline \text { LEDC } & \mathrm{s} \\ \hline \end{array}$ |  |  | Displays the comment in device, S. | $\wedge$ | 3 | $\bullet$ |  | - | Applicable to A3, A3N, A3H, A3M, A3A, A3U, A4U, A73, A3V and A3N board. | 7-100 |
| Display reset | - | LEDR | $\square$ |  |  | Reset the display indication. | $\wedge$ | 1 |  |  | O |  | 7-105 |

(10) Other instructions

Table 2.26 Other Instructions

| Classification | $\stackrel{\square}{5}$ | Instruction Symbol | Symbol |  | Contents of Processing | Execution Condition |  |  |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WDT reset | - | WDT | - WDT |  | WDT is reset in sequence program |  | 1 |  |  | O |  | 7-108 |
|  | - | WDTP | - WDTP |  |  | $\wedge$ | 1 |  |  | O |  | 7-108 |
| Failure check | - | CHK | $\begin{array}{\|l\|l\|l\|} \hline \text { Снк } & \text { D1 } & \text { D2 } \\ \hline \end{array}$ |  | Failure $\rightarrow$ (D1):ON(D2):Failure NO Normal $\rightarrow$ (D1):OFF(D2):0 When $A$ N in in the $I / O$ direct mode. | $\wedge$ | 5 | $\stackrel{*}{*}$ |  | $\triangle$ | Not applicable to A1FX. | 7-111 |
|  | - | SLT | - SLT |  | At the condition set by parameter setting, data are stored into memory for status latch. | A | 1 |  |  | $\triangle$ | Not applicable to A1 and A1N. | 7-117 |
|  |  | SLTR | $-{ }^{\text {SLTR }}$ |  | Status latch is reset and SI.T instruction is enabled | $\stackrel{ }{ }$ | 1 |  |  | $\triangle$ | Not applicable to A1 and A1N. | 7-117 |
|  |  | STRA |  |  | At the condition set by parameter setting. sampling data are stored into memory for status latch. | $\wedge$ | 1 |  |  | $\triangle$ | Not applicable to A1 and A1N. | 7-119 |
|  |  | STRAR | $\pm$ Strar |  | Sampling trace is resumed. $\qquad$ (STRA instruction is enabled.) | $\wedge$ | 1 |  |  | $\triangle$ | Not applicable to A1 and A1N. | 7-119 |
| $\geq$ set | " | STC | $- \text { sтc }$ |  | Carry flag contact(M9012)is turned on. | $\wedge$ | 1 |  |  | $\bigcirc$ |  | 7-121 |
| $\text { Õ } \begin{aligned} & \text { Re- } \\ & \text { set } \end{aligned}$ |  | CLC |  |  | Carry flag contact(M9012)is turned off. | $\wedge$ | 1 |  |  | O |  | 7-121 |
| Timing clock | $\stackrel{\rightharpoonup}{2}$ | DUTY | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { DUTY } & \mathrm{n} 1 & \mathrm{n} 2 & \mathrm{D} \\ \hline \end{array}$ |  |  | $A$ | 7 | ${ }^{*}{ }^{2}$ |  | O |  | 7-123 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\mathbf{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USHboard only.
(11) Instruction for servo programs

Table 2.27 Instructions for Servo Programs

| Classification | $\stackrel{\pi}{5}$ | Instruction Symbol | Symbol |  | Contents of Processing | Execution Condition |  | $\begin{aligned} & \times \underset{\stackrel{\star}{\mathbf{o}}}{\underline{\text { an }}} \end{aligned}$ |  |  | Applicable CPU | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start request | $\begin{aligned} & \text { 믕 } \\ & \end{aligned}$ | DSFRP | DSFRP |  | Requests start of servo programs. | $\wedge$ | 7 |  |  | - | Dedicated to A73. | 7-126 |
| Date change |  | PSFLP | FLP | $\mathrm{D}_{\mathrm{D}} \mathrm{n}$ n -1 | Changes present position data of stopping axes and also changes axis feedrate during positioning and jog operation. | 4 | 7 |  |  | - | Dedicated to A73. | 7-130 |

*1: For the number of steps when extension devices are used or when index qualification is performed to bit devices for AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, refer to Section 3.8.1.
*2: The $\mathbf{\Delta}$ mark in the Index column indicates that index qualification can be performed with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.
*3: The $\boldsymbol{\Delta}$ mark in the Subset column indicates that subset processing can be performed with the A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.

## 3. INSTRUCTION STRUCTURE

### 3.1 Instruction Structure

1) Many instructions may be divided into an instruction part and a device as follows:
\{ Instruction part........Indicates the function.
Device.................. Indicates the data for use with that instruction.
2) The instruction structure may be largely classified as follows with the instruction part and device(s) combined:
a) Instruction part ....... Retains the device status and mainly controls the program.
Example: END, FEND
b)

c)


Destination device
Operation is performed using the

Example:

d)


Example:
...... Operation is performed
 using the source 1 data and source 2 data, and the operation result is stored to the destination.
e) Others $\qquad$ Combination of a) to d).
(1) Source (S)

1) Source data is used for operation.
2) Source data depends on the device specified as follows:

- Constant $\ldots \ldots \ldots \ldots \ldots \ldots . . .$. . Specify the numeric value used for the operation. This value is set while the program is being written and cannot be changed during run of the program.
- Bit device, word device ......Specify the device which stores the data used for the operation. Hence, the data must be stored to the specified device before the operation is initiated. By changing the data to be stored to the specified device during program run, the data used with the instruction can be changed.
(2) Destination (D)

1) Stores data after operation is performed. When the instruction consists of instruction part + source device + destination device, the data used for the operation must be stored to the destination before the operation is started.
2) The device for storing data must be specified at the destination.

## REMARK

1) In this manual, the sources and destination are represented as follows:

Source ........... (S)
Source1 (S1)
Source2 ......... (S2)
Destination ..... (D)

## 3. INSTRUCTION STRUCTURE

### 3.2 Bit Processing

Bit processing is performed when a bit device ( $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{L}, \mathrm{S}, \mathrm{B}, \mathrm{F}$ ) has been specified. Either of 1-bit processing or digit specification processing with 16-bit or 32 -bit instructions may be selected.

### 3.2.1 1-bit processing

When the sequence instruction is used, more than one bit (one point) cannot be specified for the bit device.

Example: LD X0, OUT Y20

### 3.2.2 Digit specification processing

When the basic and application instructions are used, the number of digits may need to be specified for the bit device. Up to 16 points can be specified in 4 point increments when a 16-bit instruction is used, and up to 32 points can be specified when a 32-bit instruction is used.
(1) 16-bit instruction: K1 to 4 (4 to 16 points)

Example: Setting range by the digit specification of 16-bit data, X0 to F


Fig.3.1 Digit Specification Range of 16-Bit Instruction
(a) When there is digit specification on the source (S) side, the range of numeric values handled as source data are as shown in Table 3.1.

Table 3.1 List of Digit Specification and Numeric Values

| Specified Number of Digits | 16-Bit Instruction |
| :---: | :---: |
| K1 (4 points) | 0 to 15 |
| K2 (8 points) | 0 to 255 |
| K3 (12 points) | 0 to 4095 |
| K4 (16 points) | -32768 to 32767 |



Fig. 3.2 Ladder Example and Processing
(b) When there is digit specification on the destination (D) side, the number of points set by the digit specification is used on the destination side.


Fig. 3.3 Ladder Example and Processing
(2) 32-bit instruction: K1 to 8 (4 to 32 points)

Example: Setting range by the digit specification of 32-bit data, X0 to 1F


Fig. 3.4 Digit Specification Range of 32-Bit Instruction
(3) When there is digit specification on the source (S) side, the range of numeric values handled as source data are as shown in Table 3.2.
Table 3.2 List of Digit Specification and Handled Numeric Values

| Specified Number <br> of Digits | 32-Bit Instruction | Specified Number <br> of Digits | 32-Bit Instruction |
| :---: | :---: | :---: | :---: |
| K1 (4 points) | 0 to 15 | K5 (20 points) | 0 to 1048575 |
| K2 (8 points) | 0 to 255 | K6 (24 points) | 0 to 167772165 |
| K3 (12 points) | 0 to 4095 | K7 (28 points) | 0 to 268435455 |
| K4 (16 points) | 0 to 65535 | K8 (32 points $)$ | -2147483648 to 2147483647 |



Fig. 3.5 Ladder Example and Processing
(4) When there is digit specification on the destination (D) side, the number of points set by the digit specification is used on the destination side.


Fig. 3.6 Ladder Example and Processing

## POINT

For digit specification processing, any desired value can be used for the head device number of bit devices.

### 3.3 Handling of Numeric Values

In the A series, there are instructions which handle numeric values in 16 bits and 32 bits.
The highest bits of 16 bits and 32 bits are used for the judgement of positive and negative. Therefore, numeric values handed by 16 bits and 32 bits are as follows:

16 bits: -32768 to 32767
32 bits: -2147483648 to 2147483647

## POINTS

(1) Numeric value setting procedure
(a) Decimal

(b) Hexadecimal


H
0010
(2) When FFFEH is divided by 2 , the following occurs.

## 16-bit instruction



32-bit instruction


K
Since FFFE is 65534, 65534/2=32767

2 D0
(7FFF) is stored to D0.

When the range of numeric values handled in 16 bits and 32 bits exceeds that specified (overflow, underflow) this is indicated as in the following table.

Table 3.3 processing Outside the Allowed Numeric Value Range

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Overflow} \& \multicolumn{2}{|r|}{Processing of 16-bit Data} \& \multicolumn{2}{|c|}{Processing of 32-bit Data} \\
\hline \& Decimal display \& Hexadecimal display \& Decimal display \& Hexadecimal display \\
\hline \& Over
flow \begin{tabular}{r}
-32765 \\
-32766 \\
-32767 \\
-32768 \\
32767 \\
32766 \\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\\
\(\vdots\)
\end{tabular} \& \[
\begin{aligned}
\& \text { 8003H } \\
\& 8002 \mathrm{H} \\
\& 8001 \mathrm{H} \\
\& 8000 \mathrm{H} \\
\& 7 \mathrm{FFFH} \\
\& \text { 7FFEH } \\
\& \text { 7FFDH } \\
\& 7 \mathrm{FFFCH}
\end{aligned}
\] \&  \& \[
\begin{aligned}
\& \text { 800000003H } \\
\& \text { 80000002H } \\
\& \text { 80000001H } \\
\& \text { 80000000H } \\
\& \text { 7FFFFFFFH } \\
\& \text { 7FFFFFFFEH } \\
\& \text { 7FFFFFFFDH } \\
\& \text { 7FFFFFFCH }
\end{aligned}
\] \\
\hline \multirow[b]{3}{*}{Underflow} \& \multicolumn{2}{|r|}{Processing of 16-bit Data} \& \multicolumn{2}{|c|}{Processing of 32-bit Data} \\
\hline \& Decimal display \& Hexadecimal display \& Decimal display \& Hexadecimal display \\
\hline \& Under
flow

-32767
-32768
32767
32766
32765
32764

$\vdots$ \& | 8003н |
| :--- |
| 8002н |
| 8001н |
| 8000H |
| 7FFFH |
| 7FFEн |
| 7FFD |
| 7FFCн | \& |  |
| :--- |
|  |
|  |
| Under |
| flow |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
| -214747483645 |
| -2147483648 |
| 2147483647 |
| 2147483646 |
| 2147483645 |
| 2147483644 |
| $\vdots$ | \& \[

$$
\begin{aligned}
& \text { 800000003H } \\
& \text { 800000002H } \\
& \text { 80000001H } \\
& \text { 80000000H } \\
& \text { 7FFFFFFFH } \\
& \text { 7FFFFFFFEH } \\
& \text { 7FFFFFFFDH } \\
& \text { 7FFFFFFCH }
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

Even in the case of overflow and underflow, the carry flag and error flag do not change.
Decimal display corresponds to hexadecimal display as shown below.

| Decimal display | Hexadecimal display |
| :---: | :---: |
| 5 | 0005 H |
| 4 | 0004 H |
| 3 | 0003 H |
| 2 | 0002 H |
| 1 | 0001 H |
| 0 | 0000 H |
| -1 | FFFFH |
| -2 | FFFEH |
| -3 | FFFDH |
| -4 | FFFCH |
| -5 | FFFBH |
| 1 | 1 |
| -32768 | 8000 H |

## POINT

To use values 32768 and over or -32769 and below in decimal notation, use 32-bit data for processing.

### 3.4 Storing 32-bit Data

32-bit data is stored using digit specification of K 1 to 8 when it is stored in bit devices or using two consecutive words when it is stored in word devices.
(1) Storing data in bit devices

Refer to Section 3.2.2 (2).
(2) Storing data in word devices
(a) Two consecutive word devices are used to store 32-bit data.


(b) To store the data of bit devices with which digit specification of K 1 to K 8 was done in word devices with 32-bit instructions, refer to Section 3.2.2 (1).
(c) Cautions

1) Even if the storing word device is assigned to the final device number of each device, no error will occur and contents of devices other than specified may change.


Data contents of devices other than specified change.
2) Index registers can process 32-bit instructions when $Z$ and $V$ are used in pairs. In this case, $Z$ is regarded as the lower 16-bit device, and therefore, V cannot be used in a 32-bit instruction. (Programs cannot be entered.)


If either of $Z$ or $V$ is specified for index qualification in the instruction, index qualification is performed regarding data in Z and V as 16-bit data even when 32-bit data is stored in Z and V .


## REMARK

To handle 32-bit data with extension index registers Z 1 to Z 6 and V 1 to V 6 of $\mathrm{AnA}, \mathrm{A} 2 \mathrm{AS}$, AnU , QCPU-A (A Mode) and A2USH board, refer to Section 3.8.5.
3) If one of two consecutive word devices used to store 32-bit data is used in a 16-bit instruction, processing goes as follows.


### 3.5 Index Qualification

(1) The index qualification is used to specify the device number be providing an index $(Z, V)$ to the device and adding the specified device number and index content.
(2) The index qualification can be used for devices $X, Y, M, L, S, B, F, T, C, D, R$, $W, K, H$, and $P$.
(3) The indexes $(Z, V)$ are provided with a sign and can be set in the range of -32768 and 32767.
(4) The index qualification is as shown below.


When the index qualification is performed, the actual processing devices are as shown below.

$$
(Z=20, V=-5)
$$



Fig. 3.7 Ladder Examples and Actual Devices Processed
(5) In the following cases, the basic instruction and application instruction result in operation error.
(a) When the index qualification is performed and the device range has been exceeded. In this case, however, K and H are excluded.

| Index | Circuit Example | Judgement |
| :---: | :---: | :---: |
| $Z=-10$ |  | Since $\mathrm{T}(9+(-10))=\mathrm{T}-1$, operation error occurs. |
| $Z=10$ |  | Since $D(1020+10)=D 1030$ and the range of D0 to 1024 is exceeded, operation error occurs. |
| $Z=10$ | X010  <br> M  <br> X011  | Since K $(32767+10)=\mathrm{K}-32759$, operation error does not occur. <br> $(32767+10) \rightarrow(7$ FFFH + АН $) \rightarrow(8009 H) \rightarrow-32759$ |

Fig. 3.8 Ladder Example and Judgements
(b) When the index qualification is performed and the head number of bit device has exceeded the corresponding device range.

| Index | Circuit Example | Judgement |
| :---: | :---: | :---: |
| $Z=15$ |  | Although K4B3FF $(B(3 F 0+F)=B 3 F F)$ is specified, operation error does not occur. |
| $Z=16$ |  | Since K4B400 $(B(3 F 0+10)=B 400)$ is specified and the corresponding device range is exceeded, operation error occurs. |

Fig. 3.9 Ladder Examples and Judgements

## POINT

When an AnA, A2AS or AnU is used, the above specification does not cause operation error and the sequence program incorrectly runs. (See Section 3.8.4 for details.)
(6) When an AnA, A2AS or AnU is used, index qualification can be performed also to bit devices used for the LD, OUT, and other instructions.

### 3.6 Subset Processing

Subset processing is used to increase processing speed provided with the following conditions when bit devices are specified in basic or application instructions. Instruction symbols are same as those of normal processings.

Table 3.4 Conditions for Subset Processing

| CPU Type | Index Qualification | Bit Device | Word Device |
| :---: | :---: | :---: | :---: |
| An <br> AnN <br> A3V, A2C, A52G <br> A0J2H, AnS, AnSH, <br> A1FX <br> A73, A3N board | - Must not be used. | - Digit specification must be K4(16-bit processing)orK8 (32-bit processing). <br> - The bit device specified must be a multiple of 8 . | - No condition provided. |
| A3H, A3M | - Must not be used. | - Digit specification must be K4(16-bit processing) orK8 (32-bit processing). <br> - The bit device specified must be a multiple of 16. | - File register (R) must not be used. |
| AnA, A2AS, AnU | - Must not be used to bit devices. | - Digit specification must be K4(16-bit processing) or K8 (32-bit processing). <br> - The bit device specified must be a multiple of 16. | - File register (R) and index registers ( Z and V ) must not be used. $\left(\begin{array}{l} \mathrm{Z} \text { and } \mathrm{V} \text { are } \\ \text { excluded when } \\ \text { index qualification } \\ \text { is performed to } \\ \text { word devices. } \end{array}\right)$ |

3.7 Operation Error
(1) In the following cases, the basic instruction and application instruction result in operation error.
(a) Error described in the explanation of each instruction has occurred.
(b) When the result of index qualification includes error.(See Section 3.5 (5).)

## POINT

If the specified range of a device has exceeded the allowable device range, data will be written to devices other than the specified one without causing an operation error. Therefore, caution shuld be exercised.

(2) Error processing

If an operation error has occurred during the execution of basic instructions or application instructions, the error flag (M9010, 9011) is turned on and the error step number is stored into the error step storage register (D9010, 9011).


Error step storage register
$\left\{\begin{array}{l}\text { D9010........ Stores the head step number of the in- } \\ \text { struction which has caused the operation } \\ \text { error. } \\ \text { D9011......... Stores the head step number of instruc- } \\ \text { tion which has caused operation error } \\ \text { first. } \\ \text { The stored step number is latched. }\end{array}\right.$
*Not provided to A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board.

1) D9011 stores the step number of the instruction which has caused an operation error when M9011 changes from off to on. Therefore, if M9011 remains on, the contents of D9011 do not change.
2) Program the reset of M9011 and D9011 as shown below.


Fig. 3.10 Resetting the Special Relay, Register
3) If an operation error has occurred, sequence processing may be stopped or continued as selected by the parameter setting. For details, refer to the ACPU Programming Manual (Fundamentals).

### 3.8 Cautions on Using AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board

This section gives the cautions to be exercised when AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board is used.

### 3.8.1 The number of steps used in instructions

(1) The number of steps increases by one every time a device assigned as shown below (device extended by AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board) is used in each instruction.

| Device Name |  | Range |  |
| :---: | :---: | :---: | :---: |
|  |  | AnA | A2AS, AnU, QCPU-A (A Mode), A2USH board |
| Internal relay | M, L, S | 2048 to 8191 |  |
| Timer | T | 256 to 2047 |  |
| Counter | C | 256 to 1023 |  |
| Link relay | B | 400 to FFF | 400 to 1FFF |
| Data register | D | 1024 to 6143 | 1024 to 8191 |
| Link register | W | 400 to FFF | 400 to 1FFF |
| Annunciator | F | 256 to 2047 |  |
| Index register | Z | 1 to 6 |  |
| Index register | V | 1 to 6 |  |

If index qualification is performed to the extension device with the extension index register, the number of steps increases only one.

## Example

- When basic devices only are used:


Total 6 steps

- When extension devices are used:

(2) If index qualification is used in a 1-step sequence instruction (such as LD, OUT), the number of steps increases one.


## Example

- When index qualification is not used:

LD XO
1 step
OUT Y40.............. 1 step
Total 2 steps
- When index qualification is used:



## REMARK

Even when index qualification is used in a 1-step sequence instruction (such as LD, OUT) with index registers (Z1 to Z6, V1 to V6) extended by AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, the number of steps increases only one.

## Example



### 3.8.2 Instructions of variable functions

The following instructions vary in content of processing when used in the dedicated instructions blocks for the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board. For details, refer to the AnSHCPU/AnACPU/AnUCPU Programming Manual (Dedicated Instructions).

| Instruction | Normal | In the Extension instruction Blocks |
| :--- | :--- | :--- |
| PRC | Comment output | MELSECNET/MINI-S3 support <br> instruction |
| FROM <br> DFRO <br> TO <br> DTO | Special function module <br> Device memory access | MELSECNET/MINI-S3 support <br> instruction |
| LEDA <br> LEDB | Unusable | Dedicated instruction start |
| LEDC | LED comment display | Device specification |
| DXNR | NOT exclusive logical sum operation | 32-bit constant specification |
| LEDR | LED and annunciator clear | Dedicated instruction termination |
| SUB | Unusable | 16-bit constant specification |

## REMARK

The dedicated instruction block of AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board is as shown below.


Instructions other than those mentioned above cannot be used in the dedicated instruction blocks.

### 3.8.3 Set values for the extension timer and counter

Set values for the timer and counter, shown below, (extended by the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board) used for the OUT instruction devices should be set with the devices ( $D, W$ or $R$ ) specified by parameters. For details, refer to the A2A(S1)/A3ACPU User's Manual, the A2U(S1)/A3U/A4UCPU User's Manual or the ACPU (Fundamentals) Programming Manual A2ASCPU(S1) Usds Manual.

| Timer T | 256 to 2047 |
| :---: | :---: |
| Counter C | 256 to 1023 |

## Example

- When the set value device for T256 is specified at D370 with parameters:



### 3.8.4 Cautions on using index qualification

(1) Check device numbers when index qualification is used

The AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board does not check device numbers when index qualifi-cation is used in order to increase the speed of operation processing. Because of this, error occurred in the result of index qualification is not detected as operation error. When error occurred in the result of index qualification, data of the devices other than specified change. Exercise great care in writing programs which contain index qualification.
(2) Turn-on/off instruction operations at index qualification

When the turn-on/off instructions (PLS, PLF, SETF:., RSTF:-, designated with index qualification when an AnA, A2AS, AnU, QCPU-A (A Mode) or A2USH board is used, the instructions are executed only when the execution condition for the turn-on/off execution instruction is established.

## Example 1

When M1, M2 and M4 are ON, and M3 is OFF in the circuit shown below:


| Number of <br> scans | M1Z |  | SET F1Z |  | F1Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Device No. | ON/OFF state | Execution <br> condition *1 | Execution/no <br> execution state | Device No. | ON/OFF state |
| 1st scan | M1 | ON | *2 | *2 | F1 | *2 |
| 2nd scan | M2 | ON | ON $\rightarrow$ ON <br> (not established) | No execution | F2 | OFF |
| 3rd scan | M3 | OFF | ON $\rightarrow$ OFF <br> (not established) | No execution | F3 | OFF |
| 4th scan | M4 | ON | OFF $\rightarrow$ ON <br> (established) | Execution | F4 | ON |

## Example 2

1 Z goes On when M1Z goes On.
Operation in the case where M1, M2 and M4 are On, and M3 is Off in the circuit in the following figure.


Cautions when a PLS instruction with Index / Startup execution instruction is used in a FOR-NEXT.
When a device which functions as a conditions for execution of the PLS instruction / Startup execution command starts up, the PLS command / Startup execution instruction is executed.

| FOR instruction | M1Z |  | SET F1Z |  | F1Z |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Device No. | ON/OFF state | Execution condition *1 | Execution/no execution state | Device No. | ON/OFF state |
| 1st | M1 | ON | *2 | *2 | F1 | *2 |
| 2nd | M2 | ON | $\begin{gathered} \mathrm{ON} \rightarrow \mathrm{ON} \\ (\text { not established) } \end{gathered}$ | No execution | F2 | OFF |
| 3rd | M3 | OFF | ON $\rightarrow$ OFF (not established) | No execution | F3 | OFF |
| 4th | M4 | ON | OFF $\rightarrow$ ON (established) | Execution | F4 | ON |

## REMARKS

1) *1: Execution/no execution is determined by comparing the device states between the present states and that of one scan before/previous time. Present device Device of one scan before/previous time

| M1 | M4 |
| :--- | :--- |
| M2 | M1 |
| M3 | M2 |
| M4 | M3 |

2) *2: Varies according to the M4 ON/OFF state of one scan before.

| M4 state of one <br> scan before | SET F1Z |  | F1Z |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Execution <br> condition | Execution/no <br> execution state | Device No. | ON/OFF state |
| OFF | OFF $\rightarrow$ ON <br> (established) | Execution |  | ON |
| ON | ON $\rightarrow$ ON <br> (not established) | No execution | F1 | OFF |

3) *3: Device state changes in the order of M1, M2, M3 and M4 in 4 scans, and returns to M1 in the 5th scan.

## 3. INSTRUCTION STRUCTURE

MELSEC-A

### 3.8.5 Storing 32-bit data in index registers

It is possible to store 32-bit data in the index registers (Z1 to $\mathrm{Z} 6, \mathrm{~V} 1$ to V 6 ) extended by the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board. The following index registers are used in pairs to store 32-bit data.

1) Z1 and V1
2) $Z 2$ and $V 2$
3) $Z 3$ and V3
4) Z4 and V4

Since Zn is regarded as the device for lower 16 bits, Vn cannot be used in 32-bit
5) $Z 5$ and $V 5$
6) Z6 and V6

Any pairs other than those mentioned above cannot store 32-bit data. If one of paired devices is specified for index qualification in an instruction, data in such index register is regarded as 16 -bit data for index qualification.

### 3.9 Operation when the OUT Instruction, SET/RST Instruction and PLS/PLF Instruction are from the Same Device

Here, operation in the case that there is multiple execution of the OUT instruction, SET/RST instruction and PLS/PLF instruction during 1 scan using the same device.
(1) In the case of the OUT instruction from the same device.

Do not carry out execution of the OUT instruction multiple times during 1 scan from the same device.

If execution of the OUT instruction multiple times during 1 scan from the same device is attempted, the specified device is turned On/Off in accordance with the calculation results up until the time the OUT command was executed, and this is done for each OUT instruction that is executed.

Since the specified device is turned On or Off when each OUT instruction is executed, it results in the device being switched On and Off repeatedly during 1 scan operation.

Operation in the case of a circuit for switching the same internal relay (M0) On and Off by inputs X 0 and X 1 being created is shown in the following figure.
[Circuit]

[Timing Chart]


In the case of a refresh type CPU module, if output $(\mathrm{Y})$ is specified by the OUT instruction, the On/Off state of the last Out instruction to be executed during 1 scan operation is output.
(2) If the SET/RST instruction is used from the same device.
(a) The SET instruction turns On the specified device when the SET command goes On and when the SET command goes Off, there is no processing.
For this reason, when the SET instruction is executed multiple times in 1 scan from the same device, if even one SET command goes On, the specified device goes On.
(b) The RST instruction turns off the specified device when the RST command goes On and when the RST instruction goes Off, there is no processing.
For this reason, when a RST instruction is executed multiple times in 1 scan from the same device, if even one RST command goes On, the specified device goes Off.
(c) If there is a SET instruction and a RST instruction from the same device in 1 scan, the SET instruction turns the specified device On when the SET command goes On and the RST instruction turns the specified device Off when the RST command goes On.
If the SET command and RST command go Off, the On/Off state of the specified device does not change.
[Circuit]

[Timing Chart]


## MELSEC-A

(3) If the PLS instruction is used from the same device.

The PLS instruction turns the specified device On when the PLS command goes from Off to On, and when the PLS command is not going from Onto Off (Off $\rightarrow$ Off, On $\rightarrow$ On, On $\rightarrow$ Off) the specified device goes Off.
If the PLS instruction from the same device is executed multiple times in 1 scan, the specified device goes On when the PLS command in each PLS instruction goes from Off to Off, and the specified device goes Off when the PLS command is other than Off $\rightarrow$ On.
For this reason, if the PLS command from the same device is executed multiple times in 1 scan, the device turned On by the PLS command may not go On in 1 scan.
[Circuit]

[Timing Chart]

- When the On/Off timing of X0 and X1 differ (the specified device does not go On in 1 scan)

- When the Off $\rightarrow$ On of X0 and X1 are the same timing.

(4) If the PLF instruction is used from the same device.

The PLF instruction turns the specified device On when the PLF command goes from On to Off, and when the PLF command is not going from Off to On (Off $\rightarrow$ Off, Off $\rightarrow$ On, On $\rightarrow$ On) the specified device goes Off.
If the PLF instruction from the same device is executed multiple times in 1 scan, the specified device goes On when the PLF command in each PLF instruction goes from On to Off, and the specified device goes Off when the PLF command is other than On $\rightarrow$ Off.
For this reason, if the PLF command from the same device is executed multiple times in 1 scan, the device turned On by the PLF command may not go On in 1 scan.
[Circuit]

[Timing Chart]

- When the On/Off timing of X0 and X1 differ (the specified device does not go On in 1 scan)

- When the $\mathrm{On} \rightarrow$ Off of $\mathrm{X0}$ and $\mathrm{X1}$ are the same timing.



## 4. INSTRUCTION FORMAT

The explanations of instructions given in the following sections use the format described in this section.

3) For T/C, the present value (count value) is shifted. (The shift of set value cannot be performed.)

2) The lowest bit changes to 0 .
3) In regards to $\mathrm{T} / \mathrm{C}$, the present value (count value) is shifted. (The shift of set value cannot be performed.)
$12) \longrightarrow$ Execution Conditions
$13) \longrightarrow$ Operation Error


In the following case, operation error occurs and the error flag turns on. " n " is a negative value.

DSFR
Program which shifts the contents of D683 to 689 to the right when XB turns on.


DSFL
Program which shifts the contents of D683 to 689 to the left when XB turns on.


## Explanations

(1) Indicates section number, and title and symbol of instruction.
(2) Indicates usable CPUs.

O : Usable
$\triangle$ : Usable with some CPUs or needs special operations for use.
X : Unusable
If the instruction is usable with all types of CPUs, it is indicated as follows.

| Applicable <br> CPU | All CPUs |
| :--- | :--- |

(3) Describes details of 2). Pay special attention if the $\triangle$ mark is given.
(4) Circles are given to devices which can be used for instructions.
(5) Indicates digits which can be specified when the bit device requires digit specification.
(6) A circle ( O ) is given to the instruction which can use index qualification ( Z or V is added). A triangle $(\Delta)$ is given to the instruction which can use index qualification with some specific types of CPUs.
(7) A circle ( O ) is given to the instruction which can turn the carry flag ON .
(8) A circle ( $O$ ) is given to the instruction which can turn the error flag ON when operation error occurs.
(9) Gives notes concerning (4) to (10) above. Pay special attention if the O or * mark is given.
(10) Indicates the format of instructions in ladder mode.
(11) Described the instruction.
(12) Indicates the execution conditions of instructions.
(13) Indicates conditions which result in operation error.
(14) Describes program examples in ladder mode and list mode.

## REMARK

Program display in list mode is as follows.


For the input procedure of the program, refer to the Operating Manual of respective peripheral device.

## MELSEC-A

## 5. SEQUENCE INSTRUCTIONS

Sequence instructions are used for relay control circuits, etc. and classified as follows.

| Classification | Description | Refer to: |
| :---: | :--- | :---: |
| Contact instruction | Operation start, series connection, parallel connection | $5-2$ |
| Connection <br> instruction | Ladder block series connection, parallel connection, <br> operation result storage | $5-5$ |
| Output instruction | Bit device output, differential output, set, reset, output <br> reverse | $5-14$ |
| Shift instruction | Bit device shift | $5-27$ |
| Master control <br> instruction | Master control set, reset | $5-29$ |
| Termination <br> instruction | Sequence program termination | $5-33$ |
| Other instruction | Sequence program stop, no operation | $5-37$ |

### 5.1 Contact Instructions

### 5.1.1 Operation start, series connection, parallel connection (LD, LDI, AND, ANI, OR, ORI)



## Functions

## LD,LDI

(1) LD is the contact A operation start instruction and LDI is the contact B operation start instruction. They draw the ON/OFF data of the specified device and use the data as an operation result.

## AND,ANI

(1) AND is the NO contact series connection instruction and ANI is the NC contact series connection instruction. They read the ON/OFF data of the specified device, performs the AND operation of that data and the previous operation result, and use it as a new operation result.
(2) There are no restrictions on the use of AND and ANI. However, the following conditions are provided in ladder mode on the GPP.

1) Write: When AND or ANI is connected serially, a circuit of up to 21 stages can be written.
2) Read: When AND or ANI is connected serially, a circuit of up to 24 stages can be displayed at one time. if a circuit has 25 or more stages, stages 1 to 24 are displayed at one time.

OR, ORI
(1) OR is the parallel connection instruction of one contact A and ORI is the parallel connection instruction of one contact B. They draw the ON/OFF data of the specified device, performs the OR operation of that data and the previous operation result, and use it as a new operation result.
(2) There are no restrictions on the use of OR and ORI. However, the following conditions are provided in ladder mode on the GPP.

1) Write: A circuit, in which up to 23 ORs or ORIs are connected consecutively, may be written.
2) Read: A circuit, in which up to 23 ORs or ORIs are connected consecutively, may be displayed. A circuit containing more than 23 ORs or ORIs cannot be completely displayed.
Execution Conditions

# Program Examples <br> LD <br> LD2 , <br> AND <br> ANI <br> OR ORI 



| $\bullet$ |  |  |
| :--- | :--- | :--- |
| 0 | LD | X003 |
| 1 | OR | X004 |
| 2 | OR | X005 |
| 3 | OUT | Y033 |
| 4 | LD | X005 |
| 5 | AND | M11 |
| 6 | ORI | X006 |
| 7 | OUT | Y034 |
| 8 | END |  |
|  |  |  |



| $\bullet$$\bullet$ <br> 0 |  |  |
| ---: | :--- | :--- |
| 0 | LD |  |
| 1 | AND | M003 |
| 2 | LDI | X004 |
| 3 | ANI | X007 |
| 4 | ORB |  |
| 5 | ANI | M9 |
| 6 | OUT | Y033 |
| 7 | LD | X005 |
| 8 | LD | M8 |
| 9 | OR | M9 |
| 10 | ANB |  |
| 11 | ANI | M11 |
| 12 | OUT | Y034 |
| 13 | END |  |




| $\bullet$ |  |  |
| :--- | :--- | :--- |
| $\bullet$ | Coding |  |
| 0 | LD | X005 |
| 1 | OUT | Y035 |
| 2 | AND | X008 |
| 3 | OUT | Y036 |
| 4 | ANI | X009 |
| 5 | OUT | Y037 |
| 6 | END |  |

MEMO

### 5.2 Connection Instructions

5.2.1 Ladder block series connection, parallel connection (ANB, ORB)


| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 른 } \\ & \text { ©̃ } \end{aligned}$ <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> N |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | v | K | H | P | 1 |  |  |  |  | (M9010, M9011) |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

## ANB

(1) This instruction performs the AND operation of block A and Block B, and uses it as an operation result.
(2) The symbol of ANB is not a contact symbol but a connection symbol.
(3) ANB can be written consecutively up to the number of instructions mentioned below.
For AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board : 15 instructions (16 blocks) For CPUs other than AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board : 7 instructions (8 blocks)
If more ANBs are written consecutively, the PC cannot perform proper operation.

## ORB

(1) This instruction performs the OR operation of block $A$ and block $B$, and uses it as an operation result.
(2) ORB performs parallel connection of circuit blocks with two or more contacts. For parallel connection of circuit blocks which have only one contact, OR and ORI are used and ORB is not required. (See below.)

(3) The symbol of ORB is not a contact symbol but a connection symbol.
(4) ORB can be written consecutively up to the number of instructions mentioned below.
For AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board
: 15 instructions (16 blocks)
For CPUs other than AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board
: 7 instructions (8 blocks)
If more ORBs are written consecutively, the PC cannot perform proper operation.

## MELSEC-A

Program Examples

## ANB

When circuit blocks are serially connected consecutively, the coding of program is available in two types. However, proceed with the coding according to Coding example 1.


| $\bullet$ | Coding example 1 | Coding example 2 |  |  |  |
| ---: | :--- | ---: | :--- | :--- | :--- |
| 0 | LD | X000 | 0 | LD | X000 |
| 1 | OR | X001 | 1 | OR | X001 |
| 2 | LD | X002 | 2 | LD | X002 |
| 3 | OR | X003 | 3 | OR | X003 |
| 4 | ANB |  | 4 | LD | X004 |
| 5 | LD | X004 | 5 | OR | X005 |
| 6 | OR | X005 | 6 | LD | X006 |
| 7 | ANB |  | 7 | OR | X007 |
| 8 | LD | X006 | 8 | LD | X008 |
| 9 | OR | X007 | 9 | OR | X009 |
| 10 | ANB |  | 10 | ANB |  |
| 11 | LD | X008 | 11 | ANB |  |
| 12 | OR | X009 | 12 | ANB |  |
| 13 | ANB |  | 13 | ANB |  |
| 14 | OUT | M7 | 14 | OUT | M7 |
| 15 | END |  | 15 | END |  |


| There is no restriction on the number of ANBs <br> used. | If ANBs are written consecutively exceeding the <br> number mentioned below, the PC cannot per- <br> form proper operation. <br> For AnA, A2AS, AnU, QCPU-A (A Mode) and <br> A2USH board: <br> For CPUs other than AnA, A2AS, AnU, QCPU-A <br> (16 bructions |
| :--- | :--- |
| (A Mode) and A2USH board: 7 instructions |  |
| (8 blocks) |  |

## ORB

When circuit blocks are parallelly connected consecutively, the coding of program is available in two types. However, proceed with the coding according to Coding example 1.


- Coding example 1

0 LD X000

|  | - Coding example 1 |  |
| :---: | :---: | :---: |
| 0 | LD | X000 |
| 1 | AND | X001 |
| 2 | LD | X002 |
| 3 | AND | X003 |
| 4 | ORB |  |
| 5 | LD | X004 |
| 6 | AND | X005 |
| 7 | ORB |  |
| 8 | LD | X006 |
| 9 | AND | X007 |
| 10 | ORB |  |
| 11 | OUT | M7 |
| 12 | END |  |
|  | $\sqrt{3}$ |  |
| There is restriction on the number of ORBs used. |  |  |

- Coding example 2

If ORBs are written consecutively exceeding the number mentioned below, the PC cannot per-form proper operation.
For AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board: $\quad 15$ instructions
(16 blocks)
For CPUs other than AnA, A2AS,AnU, QCPU-A (A Mode) and A2USH board: 7 instructions (8 blocks)


## Functions

## MPS

(1) Stores the operation result (ON/OFF) immediately preceding the MPS instruction.
(2) The MPS instruction can be used up to the number of times mentioned below. For AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board : 16 times For CPUs other than AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board
: 12 times
However, it can be used 11 times consecutively in ladder mode. If an MPP instruction is used in between, 1 is reduced from the number of used MPS instructions.

## MRD

(1) Reads the operation result stored by the MPS instruction, and resumes the operation with that operation result, starting at the next step.

## MPP

(1) Reads the operation result stored by the MPS instruction, and resumes the operation with that operation result, starting at the next step.
(2) Clears the operation result stored by the MPS instruction.

## POINT

(1) When MPS, MRD, and MPP are used and when they are not used, the circuits differ as shown below.


## POINT

(2) Set the numbers of used MPS and MPP instructions to the same. If the used numbers differ, the following occurs.

1) When the number of MPS instructions is larger than that of MPP instructions, the PC performs operation in the changed circuit.

2) If the number of MPP instructions is larger than that of MPS instructions, this results in circuit plotting error and the PC cannot perform proper operation.

Program Examples MPS, MRD, MPP
(1) Program which uses MPS, MRD, and MPP.

(2) Printing example by use of MPS and MPP instructions.

- Circuit printing

- List printing

| 0 | LD | X000 | 22 | MPP |  |
| ---: | :--- | :--- | :--- | :--- | :--- |
| 1 | MPS |  | 23 | OUT | Y041 |
| 2 | AND | X001 | 24 | MPP |  |
| 3 | MPS |  | 25 | OUT | Y042 |
| 4 | AND | X002 | 26 | MPP |  |
| 5 | MPS |  | 27 | OUT | Y043 |
| 6 | AND | X003 | 28 | MPP |  |
| 7 | MPS |  | 29 | OUT | Y044 |
| 8 | AND | X004 | 30 | MPP |  |
| 9 | MPS |  | 31 | OUT | Y045 |
| 10 | AND | $X 005$ | 32 | MPP |  |
| 11 | MPS |  | 33 | OUT | Y046 |
| 12 | AND | $X 006$ | 34 | MPP |  |
| 13 | MPS |  | 35 | OUT | Y047 |
| 14 | AND | X007 | 36 | MPP |  |
| 15 | MPS |  | 37 | OUT | Y048 |
| 16 | AND | $X 008$ | 38 | MPP |  |
| 17 | MPS |  | 39 | OUT | Y049 |
| 18 | AND | X009 | 40 | MPP |  |
| 19 | MPS |  | 41 | OUT | Y04A |
| 20 | AND | X00A | 42 | END |  |
| 21 | OUT | Y040 |  |  |  |

MEMO

### 5.3 Output Instructions

### 5.3.1 Bit device, timer, counter output (OUT)

| $7$ | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  <br> M9012 | 产㐬 은 <br> (M9010, M9011) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> N |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | v | K | H | P | I |  |  |  |  |  |
| Bit device |  | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{*}{*}$ |  |  |
| Device |  |  |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Set Value |  |  |  |  |  |  |  |  |  | "2 |  |  |  |  |  |  | "2 |  |  |  |  |  |  |  |  |
| Device |  |  |  |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Set value |  |  |  |  |  |  |  |  |  | *2 |  |  |  |  |  |  | *2 |  |  |  |  |  |  |  |  |
| *1: Index qu *2: If extens | fic | tion mers | $\begin{aligned} & \text { n be } \\ & \text { coun } \end{aligned}$ | sed <br> ers | A, us | AS, with | $\begin{aligned} & \text { nU, C } \\ & \text { ne Ar } \end{aligned}$ | A2 | $\begin{aligned} & \text { (AN } \\ & \mathrm{S}, \mathrm{Ar} \end{aligned}$ | $\begin{aligned} & \text { de) } \\ & \mathrm{J}, \mathrm{QC} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { nd } \mathrm{A}_{2} \\ & \mathrm{CU} \end{aligned}$ | $\begin{aligned} & \text { SH } \\ & \text { A Mo } \end{aligned}$ | ard <br> e) an | aly. A2U |  |  | r to | ectior | $8.3$ |  |  |  |  |  |  |



## Functions

OUT (Y, M, L, S, B, F)
(1) This instruction outputs the operation result for the elements pereceding the OUT instruction.

| Operation <br> Result | OUT Instruction |  |  |
| :---: | :---: | :---: | :---: |
|  |  | Contact |  |
|  |  | NO contact | NC contact |
| ON | ON-continuity | Continuity |  |

## POINTS

(1) When $F$ (annunciator) is turned ON, LED indicators and ERROR LEDs on the CPU module illuminate, and the number of annunciator which is turned ON is stored in special registers. For details, refer to the ACPU Programming Manual (Fundamentals).
(2) If the OUT instruction is used to turn ON the annunciator, annunciator coil status does not correspond to the display of LED indicators. To avoid this, use the SET instruction to turn ON the annunciator.
If the OUT instruction is used to turn ON the annunciator, the annunciator coil turns OFF when the operation result of instructions preceding the OUT instruction turns OFF. However, display contents of LED indicators and ERROR LEDs on the CPU module and contents of special registers do not change.
For details, refer to the ACPU Programming Manual (Fundamentals).

## REMARK

The number of steps is 3 when either of the following devices is used for OUT instruction:

- Special relay (M)
- Annunciator (F)


## OUT (T)

(1) When the operation result of instructions preceding the OUT instruction are on, the coil of timer turns on and counts up to the set value. When the timer times out (counted value set value), the contact is as indicated below.

| NO contact | Continuity |
| :---: | :---: |
| NC contact | Non-continuity |

(2) When the operation result of instructions preceding the OUT instruction change from ON to OFF, the following occurs.

| Type of Timer | Timer Coil | Present Value of Timer | Before TIme Out |  | After Time Out |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NO contact | NC contact | NO contact | NC contact |
| 100ms timer | OFF | 0 | Non-continuity | Continuity | Non-continuity | Coninuity |
| 10 ms timer |  |  |  |  |  |  |
| 100 ms retentive timer | OFF | Present value is retained | Non-continuity | Continuity | Continuity | Non-continuity |

(3) After the timer has timed out, the status of the contact of an retentive timer does not change until the RST instruction is executed.
(4) If T256 to T2047 are used with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board specify set values as described in Section 3.8.3.
(5) A negative number ( -32768 to -1 ) cannot be set as a set value.
(6) When a set value is 0 , it is regarded as infinite, and therefore, the timer does not reach time out.
(7) For the counting process of timers, refer to the ACPU Programming Manual (Fundamentals).

## OUT (C)

(1) When the operation result of the instructions preceding the OUT instruction have changed from OFF to ON, 1 is added to the present value (count value). When the counter has counted out (counted value = set value), the state of the contact is as indicated below.

| NO contact | Continuity |
| :---: | :---: |
| NC contact | Non-continuity |

(2) When the operation result of the instructions preceding the OUT instruction remain on, counting is not performed. (It is not necessary to convert the count input into a pulse.)
(3) After the counter has counted out, the count value and the status of contact do not change until the RST instruction is executed.
(4) If C256 to C1023 are used with the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board, specify set values as described in Section 3.8.3.
(5) A negative number ( -32768 to -1 ) cannot be used as a set value. When the set value is 0 , the same processing as for 1 is performed.
(6) For the counting process of counters, refer to the ACPU Programming Manual (Fundamentals).

Execution Conditions This instruction is executed per scan irrespective of the operation result of the instructions preceding the OUT instruction.

## Program Examples OUT

(1) Program which switches an output at the output unit.

(2) Program which turns on Y10 and Y14 10 seconds after X0 turns on.


4 | $\bullet$ |  |  |  |
| :--- | :--- | :--- | :--- |
| 0 | Coding |  |  |
| 1 | OUT | T1 | K100 |
| 2 | LD | T1 |  |
| 3 | OUT | Y010 |  |
| 4 | OUT | Y014 |  |
| 5 | END |  |  |

(3) Program which uses the BCD data of X 10 to 1 F as the set value of the timer.

(4) Program which turns on Y 30 after X 0 turns on 10 times and which turns off Y 30 when X1 turns on.


$-$| $\bullet$ |  |  |  |
| :--- | :--- | :--- | :--- |
| 0 | LD |  |  |
| 1 | X000 |  |  |
| 1 | OUT | C10 | K10 |
| 2 | LD | C10 |  |
| 3 | OUT | Y030 |  |
| 4 | LD | X001 |  |
| 5 | RST | C10 |  |
| 8 | END |  |  |

(5) Program which changes the set value of C 10 to 10 when X 0 turns on and to 20 when X1 turns on.


MEMO

### 5.3.2 Bit device set, reset (SET,RST)



Functions
SET
(1) When the SET input turns on, the specified device is turned on.
(2) The turned-on device remains on even if the SET input turns off. The device

(3) When the SET input is off, the status of the device does not change.

## RST

(1) When the RST input turns on, the specified device changes as described below:

| Device | Status |
| :---: | :--- |
| Y, M, L, S, B, F | Coil and contact are turned off. |
| T, C | Present value is set to 0 , and coil and contact are turned off. |
| D, W, R, A0, A1, Z, V | Content is set to 0. |

(2) When the RST input is off, the status of device does not change.
(3) The functions of RST (D, W, R, A0, A1, Z, V) are the same as those of the following circuit.


If the annunciator relay ( F and ERROR LEDs on the CPU module and contents of special registers change. For details, refer to the ACPU Programming Manual (Fundamentals).

## Execution

 Conditions(1) The SET, RST instructions are executed on the following conditions:

(2) SET, RST instructions

In refresh mode, the SET/RST instructions cannot be used in a program which outputs a pulse signal during one scan. In this case, output (Y) must be changed to direct mode or add the partial refresh command as shown below.


## Program Examples SET, RST

(1) Program which sets (turns on) Y8B when X8 turns on and which resets (turns off) Y 8 B when X 9 turns on.

(2) Program which sets the content of data register to 0 .


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| 0 | Coding |  |  |
| 1 | MOV | K4X000 |  |
| 6 | LD | X005 |  |
| 7 | RST | D8 |  |
| 10 | END |  |  |

(3) Program which resets the 100 ms retentive timer and counter.


| $\bullet$ |  |  |
| ---: | :--- | :--- |
| - Coding |  |  |
| 0 | LD | X004 |
| 1 | OUT | T225 |
| 2 | LD | T225 |
| 3 | OUT | C23 |
| 4 | RST | T225 |
| 7 | LD | C23 |
| 8 | OUT | Y055 |
| 9 | LD | X005 |
| 10 | RST | C23 |

- Coding

X004
T22

3 OUT C23
RST T225
7 LD C23
OUT Y055

10 RST C23

T225 turns on after X4 has been on for 30 minutes.

The number of ON times of T225 is counted.

When T225 has turned on, T225 is reset.

When C23 has counted up, Y55 turnes on.

When X5 turns on, C23 is reset.

K18000

K16

13 END

### 5.3.3 Edge-triggered differential output (PLS, PLF)



|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \times \\ & \stackrel{\text { © }}{\underline{\circ}} \end{aligned}$ | $\begin{aligned} & \text { 른 } \\ & \text { 心 } \end{aligned}$ <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 | N |  |  |  | (M9010, M9011) |
| (D) |  | 0 | O | O | 0 | O | O |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | *1 |  |  |
| Index qualification can be used with AnA, A2AS, AnU, QCPU-A (A Mode) and A2US |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



Function

## PLS

(1) When the PLS command changes from Off to On, the specified device goes On for 1 scan and when the PLS command is in a state other than Off $\rightarrow \mathrm{On}$ (Off $\rightarrow$ Off, On $\rightarrow$ On, On $\rightarrow$ Off), the device goes Off.
If there is one PLS instruction from the specified device (D) within 1 scan, the specified device goes On for 1 scan.
See Section 3.9 concerning operation in the case that the PLS instruction from the same device is executed multiple times in 1 scan.

(2) If the instruction generating the pulse is switched on and the RUN key switch is moved from the RUN to STOP position and the RUN key switch is moved from the RUN to STOP position and then returned to the RUN position again, the PLS instruction is not executed.

(3) When a latch relay $(\mathrm{L})$ is specified in a PLS instruction execution command, after the power goes Off with the latch relay ( L ) in the On state, when the power is turned On again, the PLS command executes the PLS command so that it will change from Off to On in the first scan and turn the specified device On. After the power goes On, the device which was turned On in the first scan goes Off when the next PLS instruction is executed.

## PLF

(1) When the PLF command changes from On to Off, the specified device goes On for 1 scan and when the PLF command is in a state other than On $\rightarrow$ Off (Off $\rightarrow$ Off, Off $\rightarrow$ On, On $\rightarrow$ On), the device goes Off.
If there is one PLF instruction from the specified device (D) within 1 scan, the specified device goes On for 1 scan.
See Section 3.9 concerning operation in the case that the PLF instruction from the same device is executed multiple times in 1 scan.

(2) If the instruction generating the pulse is off and the RUN key switch is moved from the RUN to STOP position and then returned to the RUN position again, the PLF instruction is not executed.

## POINT

If a PLS or PLF instruction is caused to jump by a CJ instruction, if the subroutine program executed by a PLS/PLF command was not called by a CALL instruction, the device specified by (D) will go On for 1 scan or longer, so exercise caution.

## PLS

Program which executes the PLS instruction when M9 turns on.


## PLF

Program which executes the PLF instruction when M9 turns off.


### 5.3.4 Bit device output reverse (CHK)

| Applicable CPU | AnS <br> AnN <br> AnSH | An | A1FX | A3H <br> A3M | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | AOJ2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N boad |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{*}$ | x | 0 | x | x | x | x | $\triangle^{*}$ | x | $\Delta^{*}$ | $\Delta^{*}$ |
| Remark | * Valid only when the input/output control method is refresh method. |  |  |  |  |  |  |  |  |  |  |

The CHK instruction varies in function with I/0 control mode as shown below.

| CPU | I/O control mode |  |
| :---: | :---: | :---: |
|  | Direct mode | Refresh mode <br> (when either or both of input and output are in refresh mode) |
| An | Failure check | - |
| AnN, AnS, AnSH, A1FX, <br> A0J2H, A73, A3N board | Failure check | Bit device output reverse |
| A3H, A3M | Failure check | Failure check |
| A3V, AnA, <br> A2C, A52G, AnU, A2AS, QCPU- <br> A (A Mode), A2USH board |  | Failure check |

For failure check, refer to Section 7.10.2.

|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \times \\ & \stackrel{\times}{\mathbf{0}} \\ & \underline{\underline{0}} \end{aligned}$ | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { 눙 } \\ \text { © } \\ \text { た } \end{array} \\ \hline \text { M9012 } \\ \hline \end{array}$ | (M9010, M9011) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | z | v | K | H | P | 1 |  |  |  |  |  |
| (D1) |  | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (D2) |  | $*$ <br> $*$ <br> $\Delta$ | $\begin{gathered} { }_{*}^{*} \\ \Delta \end{gathered}$ | $\begin{array}{r} * 1 \\ \Delta \\ \Delta \end{array}$ | $\begin{gathered} { }^{* 1} \\ \Delta \end{gathered}$ | $\begin{gathered} * 1 \\ \Delta \end{gathered}$ | $\begin{array}{r} { }^{* 1} \\ \Delta \end{array}$ | $\begin{array}{r} * 1 \\ \Delta \end{array}$ | $\begin{array}{r} * 1 \\ \Delta \\ \hline \end{array}$ | $\begin{array}{r} * 1 \\ \Delta \\ \Delta \end{array}$ | $\begin{array}{r} { }^{*} 1 \\ \Delta \end{array}$ | $\begin{gathered} * 1 \\ \Delta \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline * \\ \hline \\ \Delta \end{array}$ | $$ | $\begin{array}{\|c\|} \hline{ }^{*} 1 \\ \Delta \end{array}$ | $\begin{array}{\|c\|} \hline * 1 \\ \Delta \\ \hline \end{array}$ |  |  |  |  | $\begin{aligned} & \mathrm{K} 1 \\ & \text { to } \\ & \text { K4 } \\ & \hline \end{aligned}$ |  |  |  |  |
| *1: Device used for D2 is a dummy data which has nothing to do with program processing. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

(1) Reverses the output status of the device, (D1), on the leading edge of the output reverse command.
(2) Though (D2) is a dummy data, specify any device number indicated with the $\Delta$ mark for it. If a bit device is specified for (D2) , specify the digit with K1 to K4. Specify any value since this digit specification value is a dummy data.


Device specified for (D2) can be used freely for other purposes.
(3) The CHK instruction is only executed in refresh mode.
(4) The output reverse command on/off period must be equal or greater than 1 scan time.

## Program Example

## CHK

The following program reverses the output status of Y 10 when X 9 is switched on.


### 5.4 Shift Instructions

### 5.4.1 Bit device shift (SFT, SFTP)



## Functions

(1) This instruction shifts the ON/OFF status of a device number, (defined as D-1) to the device specified as D and turns off the device with the lower number.
(2) Turn on the head device to be shifted with the SET instruction.
(3) When the SFT or SFTP instruction is used consecutively, program higher device numbers first. (See below.)


## Program Example <br> SFT

(1) Program which shifts the Y 57 to 5 B when X 8 turns on.


### 5.5 Master Control Instructions

### 5.5.1 Master control set, reset (MC, MCR)


*1: Index qualification can be used with AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board only.


## Functions

The MC instruction is used to allow the sequence program to perform efficient circuit switching by opening and closing the common bus of circuits. The figure below shows an example of circuit when the MC instruction is used.


## REMARK

When a program is written in the ladder mode of GPP, it is not necessary to input contacts on the bus. Those contacts are displayed automatically by performing conversion.

## MC

(1) MC is master control start instruction. When the ON/OFF command for the MC is on, operation results from MC to MCR remain unchanged.
(2) Scanning between the MC and MCR instructions is executed even when the ON/OFF command for the MC instruction is OFF. Scan time does not therefore become shorter.
When ON/OFF command for the MC is off, the operation result of MC to MCR is as indicated below.

| 100 msec and 10 msec timers | Count value becomes 0. Coil and contact turn OFF. |
| :--- | :--- |
| 100 msec retentive timer and counter | Coil turns OFF. Count value and contact hold present status. |
| Devices in the OUT instruction | All turn OFF. |
| Devices in the SET, RST and SFT <br> instructions (basic and application) | Hold present status. |

## POINT

If an instruction which does not need a contact instruction immediately before it (FOR to NEXT, EI, DI, etc.) is contained in the circuit in which the MC instruction is used, the PC executes the instruction regardless of the status of the ON/OFF command for the MC instruction.
(3) The MC instruction can use the same nesting N number repeatedly by changing the ( D ) device.
(4) When the MC instruction is ON, the coil of device specified at (D) turns ON. If a device is used twice for the OUT instruction, it is treated as a duplicate coil. To avoid this, do not use a device specified at (D) in other instructions.

## MCR

(1) This is the instruction for recovery from the master control, and indicates the end of the master control range of operation.
(2) Do not place contact instructions before the MCR instruction.
(3) Use the MC instruction and MCR instruction of the same nesting number as a set.
However, when the MCR instructions are nested in one place, all master controls can be terminated with the lowest nesting ( N ) number.
(Refer to the "Precautions for nesting" in the program example.)

The MC instructions can be used by nesting. Range of each MC instruction is identified by a nesting number. Nesting numbers are used in the range of N0 to N7. Using nesting, circuits which sequentially restrict execution conditions of a program can be made.
The diagrams below show an example of circuit which uses nesting.


## Cautions when Using Nesting Architecture

(1) Nesting is available in 8 levels from N0 to N7. Nest MC starting with lower nesting numbers $(\mathrm{N})$ and MCR with higher numbers. If the nesting numbers are used reverse, nesting is not configured and the PC does not operate correctly.
[Ladder as displayed in the GPP ladder mode]


Nesting numbers for MCR are reverse.
[Ladder as it actually operates]


Not a normal MC circuit since bus lines are crossing.
(2) If the MCR instructions gather at one place of nesting, use the lowest nesting number ( N ) once to end all MCs.


## 5．6 Termination Instructions

## 5．6．1 Main routine program termination （FEND）



| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 厄 } \\ & \stackrel{\text { © }}{6} \end{aligned}$ | $\begin{array}{\|l\|} \hline \begin{array}{c} \text { 2. } \\ \text { 厄゙ } \\ \text { た } \end{array} \\ \hline \text { M9012 } \\ \hline \end{array}$ | $\begin{aligned} & \text { 흔 윤 } \\ & \text { 훈 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> N |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | z | v | K | H | P | 1 |  |  |  |  | （M9010，M9011） |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 |



## Functions

（1）Terminates the main routine program．
（2）When the FEND instruction is executed，the PC returns to step 0 after the processing（such as timer／counter processing and self－diagnostic check）after the execution of END instruction，and resumes operation from step 0.
（3）The sequence program located after FEND instruction can also be displayed on the GPP．（The GPP displays a circuit up to the END instruction．）


## Operation Errors

In the following cases，operation error occurs and the PC stops its operation．
－After the $\operatorname{CALL}(P)$ instruction is executed，the FEND instruction has been executed before executing the RET instruction．
－After the FOR instruction is executed，the FEND instruction has been executed before executing the NEXT instruction．

## Program Example FEND

(1) Program which uses the CJ instruction.


### 5.6.2 Sequence program termination (END)



## Functions

(1) This instruction indicates the end of program. At this step, the scan returns to step 0.

(2) The END instruction cannot be used midway through the sequence program or subsequence program. If END processing is necessary halfway through the program, use the FEND instruction.
(3) When a program is written in the ladder mode of GPP, it is not necessary to input the END instruction. It is input automatically by performing conversion.
(4) Use the END and FEND instructions in the main routine program, subroutine program, interrupt program, and subsequence program as shown below.


Fig. 5.1 Use of the END (FEND) Instructions
(5) If the END instruction is not given in the program, operation error occurs and the PC does not run. If parameters are used to set subprogram capacity, operation error occurs when the END instruction is not given in the subprogram.

Operation Errors
In the following cases, operation error occurs and the PC stops its operation.
(1) Jump has been made to a step below the END instruction by the CJ, SCJ, or JMP instruction.
(2) The subroutine program or interrupt program located below the END instruction has been executed.

### 5.7 Other Instructions

### 5.7.1 Sequence program stop (STOP)



## Functions

(1) When the stop input turns on, resets the outputs $Y$ and stops the operation of PC. (The same function as when the RUN key switch is moved to the STOP position)
(2) When the STOP instruction is executed, B8 of the special register D9015 is set to 1 .

(3) To resume the operation of PC after the execution of STOP instruction, move the RUN key switch from the RUN to the STOP position and then move it to the RUN position again.
(4) Even if the RESET switch is moved to the "LATCH CLEAR" position when the STOP instruction has been executed, latch clear is not executed. To execute the latch clear, move the RUN key switch to the STOP position and then move the RESET switch to the "LATCH CLEAR" position.
(5) Do not provide the STOP instruction in the interrupt program, subroutine program, and FOR/NEXT. If the STOP instruction is provided, operation error occurs.

## Program Examples STOP

(1) Program which stops the PC when X8 turns on.


| $\cdot$ |  |  |
| :--- | :--- | :--- |
| $\cdot$ |  |  |
| 0 | Loding |  |
| 0 | XD |  |
| 1 | STOP |  |
| 2 | LD | X00A |
| 3 | OUT | Y013 |
| 4 | LD | X00B |
| 5 | OUT | Y023 |
| 6 | END |  |

### 5.7.2 No operation (NOP, NOPLF)



The NOPLF instruction can be used with the GPP of which software is SW4GPGPPA or SW01X-GPPAE.

| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 릉 } \\ & \text { © } \end{aligned}$ | $\begin{aligned} & \text { 흔 쥰 } \\ & \text { 훈 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 | N |  |  | M9012 | (M9010, M9011) |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

## NOP

(1) This is a no-operation instruction and has no effect on the previous operation.
(2) NOP is used in the following cases:

1) To provide space for debugging of sequence programs.
2) To delete an instruction without changing the number of steps. (Overwrite with NOP)
3) To delete an instruction temporarily.

## NOPLF

(1) This is a no-operation instruction and has no effect on the previous operation.
(2) The NOPLF instruction is used to specify page and at a desired point during the GPP printer output operation.

1) For printing ladder diagrams

- Page is changed if the NOPLF instruction is given at the end of each ladder block. The NOPLF instruction given in a ladder block is ignored.
- The NOPLF instruction given in a ladder block is handled as follows if conversion is performed in the ladder mode of the GPP.
Deleted when the number of steps increses.
Converted to NOP when the number of steps decreases.

2) For printing instuction lists

- Page is changed after NOPLF is printed.

3) For the GPP printer output, refer to the Operating Manual for peripheral devices.

## Program Examples NOP

(1) Program which stops the PC when X 8 turns on.

## Before change


(2) Short of contact (LD, LDI): If LD or LDI is changed to NOP, the circuit changes completely. Therefore, caution should be exercised.

Before change


After change


X000

## Before change




- A printout example of ladder diagrams

- A printout example of ladder diagrams



## 6. BASIC INSTRUCTIONS

The basic instructions are instructions which are capable of handing numeric data expressed in 16 bits and 32 bits, and are classified into the following instructions.

| Classification of Basic Instructions | Description | Ref. Page |
| :---: | :---: | :---: |
| Comparison operation instruction | Comparison such as $=,>$, and $<$ | $6-2$ |
| Arithmetic operation instruction | Addition subtraction, multiplication, <br> and division in BIN and BCD. <br> INC, DEC | $6-8$ |
| BCD $\leftrightarrow$ BIN conversion instruction | Conversion from BCD to BIN and <br> from BIN to BCD | $6-38$ |
| Data transfer instruction | Transfer of specified data | $6-46$ |
| Program branch instruction | Jump, call, interrupt enable/disable | $6-58$ |
| Program switching instruction | Switching between main and subprogram | $6-69$ |
| Refresh instruction | Data link refresh and I/O partial refresh | $6-82$ |

### 6.1 Comparison Operation Instructions

(1) The comparison operation instructions make numerical magnitude comparisons (such as $=$, >, and <) between two pieces of data. They are handled as a contact, and turn on when their preceding condition holds.
(2) The application of comparison operation instruction is the same as that of the contact instruction for the corresponding sequence instruction as indicated below:

- LD, LDI: LD =, LDD =
- AND, ANI: AND =, ANDD =
- OR, ORI: $O R=$, ORD =
(3) The comparison operation instructions are available in the following 36 types:

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| = | LD= | 6-4 | $>$ | LD> | 6-4 | < | LD< |  |
|  | AND= |  |  | AND> |  |  | AND< | 6-4 |
|  | $\mathrm{OR}=$ |  |  | OR> |  |  | OR< |  |
|  | LDD= | 6-6 |  | LDD> | 6-6 |  | LDD< | 6-6 |
|  | ANDD= |  |  | ANDD> |  |  | ANDD< |  |
|  | ORD= |  |  | ORD> |  |  | ORD< |  |
| \# | LD<> | 6-4 | $\leq$ | LD<= | 6-4 | $\geq$ | LD>= |  |
|  | AND<> |  |  | AND<= |  |  | AND>= | 6-4 |
|  | OR<> |  |  | OR<= |  |  | OR>= |  |
|  | LDD<> | 6-6 |  | LDD<= | 6-6 |  | LDD>= | 6-6 |
|  | ANDD<> |  |  | ANDD<= |  |  | ANDD>= |  |
|  | ORD<> |  |  | ORD<= |  |  | ORD>= |  |

(4) The conditions, by which the comparison operation instructions turn on, are as shown below.


## CAUTION

(1) The comparison instructions make the comparison, regarding the specified data as a BIN value. For this reason, in the case of comparison made in BCD value or hexadecimal, when a numeric value ( 8 to F ) having 1 at the highest bit (B15 in a 16-bit instruction or B31 in a 32-bit instruction) is specifies, the comparison is made with the numeric value regarded as the negative of the BIN value.

## Example

Comparison with 4-digit BCD value


Since the result is $-30927<1384$, Y10 does not turn ON.
(2) When the comparison of 32 -bit data is made, specify the numeric value using the 32-bit instruction such as DMOV. If a 16 -bit instruction such as MOV is used, comparison cannot be executed correctly.

Example


Since values of 32-bit data D10 and D11 are determined by content of D11, the comparison result is unknown.
6.1.1 16-bit data comparison

$$
(=,<>,>,<=,<,>=)
$$



Functions
(1) Handled as a NO contact and used for the comparison of 16bits.
(2) The comparison operation result is as shown below:

| Instruction Symbol in $\square$ | Condition | Comparison Operation Result | Instruction Symbol in | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| = | $(\mathrm{S} 1)=(\mathrm{S} 2)$ | Continuity status | = | $(\mathrm{S} 1) \neq(\mathrm{S} 2)$ | Non-Continuity status |
| <> | $(\mathrm{S} 1) \neq(\mathrm{S} 2)$ |  | <> | $(\mathrm{S} 1)=(\mathrm{S} 2)$ |  |
| > | $(\mathrm{S} 1)>(\mathrm{S} 2)$ |  | > | $(\mathrm{S} 1) \leq(\mathrm{S} 2)$ |  |
| <= | $(\mathrm{S} 1) \leq(\mathrm{S} 2)$ |  | <= | $(\mathrm{S} 1)>(\mathrm{S} 2)$ |  |
| < | $(\mathrm{S} 1)<(\mathrm{S} 2)$ |  | $<$ | $(\mathrm{S} 1) \geq(\mathrm{S} 2)$ |  |
| >= | $(\mathrm{S} 1) \geq$ (S2) |  | >= | $(\mathrm{S} 1)<(\mathrm{S} 2)$ |  |

## Execution Conditions

The execution conditions of $\mathrm{LD} \square$, AND $\square$, and $\mathrm{OR} \square$ are as indicated below.

| Instruction | Execution Condition |
| :---: | :---: |
| LD $\square$ | Executed per scan. |
| AND $\square$ | Executed only when the preceding contact instruction is on. |
| OR $\square$ | Executed per scan. |

## REMARK

The number of steps is seven in the following cases:

- Index qualification has been performed.
- The digit specification of bit device is not K4.
- The head number of bit device is not a multiple of 8 .

A multiple of 16 when the $A 3 H, A 3 M$, or $A_{-}^{r-1} A C P U$ is used.

Program Examples

(1) Program which compares the data of X 0 to F and the data of D3.

<>
(2) Program which compares the BCD value 100 and the data of D3.

| 0 |  | H0100 | D3 | ]( Y033 | - Coding |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | M3 |  |  |  |  | 0 | LD | M3 |
|  | - 1 [<> |  |  |  | - | 1 | AND<> | H0100 |
|  |  |  |  |  |  | 6 | OUT | Y033 |
|  |  |  |  |  |  | 7 | END |  |

$>$
(3) Program which compares the BIN value 100 and the data of D3.


## $<=$

(4) Program which compares the data of D0 and that of D3.


### 6.1.2 32-bit data comparison

( $D=, D<>, D>, D<=, D<, D>=)$


Functions
(1) Handled as a NO contact and used for the comparison of 32 bits.
(2) The comparison operation result is as shown below:

| Instruction Symbol in | Condition | Comparison Operation Result | Instruction Symbol in $\square$ | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D= | $(\mathrm{S} 1)=(\mathrm{S} 2)$ | Continuity status | D= | $(\mathrm{S} 1)$ \# (S2) | Non-Continuity status |
| D<> | $(\mathrm{S} 1) \neq(\mathrm{S} 2)$ |  | D<> | $(\mathrm{S} 1)=(\mathrm{S} 2)$ |  |
| D> | $(\mathrm{S} 1)>(\mathrm{S} 2)$ |  | D> | $(\mathrm{S} 1) \leq$ (S2) |  |
| $\mathrm{D}<=$ | $(\mathrm{S} 1) \leq$ (S2) |  | $\mathrm{D}<=$ | $(\mathrm{S} 1)>$ (S2) |  |
| D< | (S1) < (S2) |  | D< | $(\mathrm{S} 1) \geq(\mathrm{S} 2)$ |  |
| D>= | $(\mathrm{S} 1) \geq$ (S2) |  | D>= | $(\mathrm{S} 1)<$ (S2) |  |

## Execution Conditions

The execution conditions of LD $\square$, AND $\square$, and OR $\square$ are as indicated below.

| Instruction | Execution Condition |
| :---: | :---: |
| LD $\square$ | Executed per scan. |
| AND $\square$ | Executed only when the preceding contact instruction is on. |
| OR $\square$ | Executed per scan. |

## Program Examples $\quad D=$

(1) Program which compares the data of X0 to 1F and the data of D3 and D4.


## D<>

(2) Program which compares the BCD value 18000 and the data of D3 and D4.


## D>

(3) Program which compares the BIN value -80000 and the data of D3 and D4.


## D<=

(4) Program which compares the data of D1 and D0 that of D3 and D4.

## - Coding

2

| 0 | LD | M3 |  |
| ---: | :--- | :--- | :--- |
| 1 | AND | M8 |  |
| 2 | ORD<= | D0 | D3 |
| 13 | OUT | Y033 |  |
| 14 | END |  |  |

### 6.2 Arithmetic Operation Instructions

The arithmetic operation instructions are instructions which perform the addition, subtraction, multiplication, and division of two BIN data or BCD data. The arithmetic operation instructions are available in the following 56 types.

| Classification | BIN |  | BCD |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Instruction Symbol | Ref. Page | Instruction Symbol | Ref. Page |
| + | + | 6-10 | B+ | 6-22 |
|  | +P | 6-10 | $B+P$ | 6-22 |
|  | D+ | 6-13 | DB+ | 6-25 |
|  | D+P | 6-13 | DB+P | 6-25 |
| - | - | 6-10 | B- | 6-22 |
|  | -P | 6-10 | B-P | 6-22 |
|  | D- | 6-13 | DB- | 6-25 |
|  | D-P | 6-13 | DB-P | 6-25 |
| * | * | 6-16 | B* | 6-28 |
|  | *P | 6-16 | $B * P$ | 6-28 |
|  | D* | 6-19 | DB* | 6-31 |
|  | D*P | 6-19 | DB*P | 6-31 |
| 1 | 1 | 6-16 | B/ | 6-28 |
|  | /P | 6-16 | B/P | 6-28 |
|  | D/ | 6-19 | DB/ | 6-31 |
|  | D/P | 6-19 | DB/P | 6-31 |
| +1 | INC | 6-34 |  |  |
|  | INCP | 6-34 |  |  |
|  | DINC | 6-36 |  |  |
|  | DINCP | 6-36 |  |  |
| -1 | DEC | 6-34 |  |  |
|  | DECP | 6-34 |  |  |
|  | DDEC | 6-36 |  |  |
|  | DDECP | 6-36 |  |  |

## Arithmetic operation with BIN (Binary)

- If the operation result of an addition instruction exceeds 32767 (2147483647 in the case of a 32-bit instruction), the result becomes a negative value.
- If the operation result of a subtraction instruction is less than - 32768 (-2147483648 in the case of a 32-bit instruction), the result becomes a positive value.
- The operation of a positive value and a negative value is as follows:

$$
5+8 \quad \rightarrow \quad 13
$$

$$
5-8 \quad \rightarrow \quad-3
$$

$$
5 \times 3 \quad \rightarrow \quad 15
$$

$$
-5 \times 3 \quad \rightarrow \quad-15
$$

$$
-5 \times(-3) \rightarrow \quad 15
$$

$$
-5 / 3 \quad \rightarrow \quad-1 \text { and remainder }-2
$$

$$
5 /(-3) \rightarrow-1 \text { and remainder } 2
$$

$$
-5 /(-3) \rightarrow 1 \text { and remainder }-2
$$

## Arithmetic operation with BCD

- If the operation result of an addition instruction has exceeded 9999 (99999999 in the case of a 32-bit instruction), carry is ignored.

- When the subtrahend is less than the minuend in the subtraction instruction, the following occurs.



### 6.2.1 BIN 16-bit addition, subtraction

$$
(+,+P,-,-P)
$$



|  |  |  |  |  |  |  |  |  |  | vail | le | vic |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 夭 } \\ & \text { © } \\ & \text { 흘 } \end{aligned}$ | 른운 <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | I |  |  |  |  | (M9010, M9011) |
| (S) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 |  |  |  | $\begin{aligned} & \text { K1 } \\ & \text { to } \\ & \text { K4 } \end{aligned}$ | O |  | 0 |
| (D) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |
| (S1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |
| (S2) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |
| (D1) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |



Functions
(1) Performs the addition of BIN data specifies at (D) and the BIN data specified at $(S)$, and stores the addition result into the device specified at (D).
(D)

(S)

(D)

(2) Performs the addition of BIN data specified at (S1) and the BIN data specified at (S2), and stores the addition result into the device specified at (D1).

(3) At (S), (S1), (S2) and (D), -32768 to 32767 (BIN 16 bits) can be specified.
(4) The judgment of whether the data of (S), (S1), (S2) and (D) are positive or negative is made at the highest bit (b15).

0 ...... Positive
1 ...... Negative
(5) When the 0th bit has underflown, the carry flag does not turn on. When the 15th bit has overflown, the carry flag does not turn on.

Functions
(1) Performs the subtraction of BIN data specified at (D) and the BIN data specified at (S), and stores the subtraction result into the device specified at (D).

(2) Performs the subtraction of BIN data specified at (S1) and the BIN data specified at (S2), and stores the subtraction result into the device specified at (D1).

(3) At (S), (S1), (S2) and (D), -32768 to 32767 (BIN 16 bits) can be specified.
(4) The judgement of whether the dates of (S), (S1), (S2) and (D) are positive or negative is made at the highest bit (b15).
0 ........ Positive
1 ........ Negative
(5) When the 0th bit has underflown, the carry flag does not turn on. When the 15th bit has overflown, the carry flag does not turn on.

## Execution Conditions

Addition/subtraction
command
$\mathrm{OFF} \quad \mathrm{ON}$


Program Examples
Program which adds the content of A0 to the content of D3 and outputs the result to Y 38 to 3 F when X 5 turns on.


Program which outputs the difference between the set value and present value timer T3 to Y 40 to 53 in BCD.


MEMO
6.2.2 BIN 32-bit addition, subtraction (D+, D+P, D-, D-P)


## Functions

D+
(1) Performs the addition of BIN data specified at (D) and the BIN data specified at $(S)$, and stores the addition result into the device specified at (D).

(2) Performs the addition of BIN data specified at (S1) and the BIN data specified at (S2), and stores the addition result into the device specified at (D1).

(3) At (S), (S1), (S2) and (D), -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgement of whether the datas of (S), (S1), (S2) and (D) are positive or negative is made at the highest bit (b31).
$0 . . . .$. .Positive
1........Negative
(5) When the 0th bit has underflown, the carry flag does not turn on. When the 31st bit has overflown, the carry flag does not turn on.

## D-

(1) Performs the subtraction of BIN data specified at (D) and the BIN data specified at (S), and stores the addition result into the device specified at (D).

(2) Performs the subtraction of device specified at (S1) and the device specified at (S2), and stores the result into the device specified at (D1).

(3) At (S), (S1), (S2) and (D), -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgement of whether the dates of (S), (S1), (S2) and (D) are positive or negative is made at the highest bit (b31).
$0 . . . .$. .Positive
1........Negative
(5) When the 0th bit has underflown, the carry flag does not turn on. When the 31st bit has overflown, the carry flag does not turn on.

## Execution Conditions



Program Examples

## D+

Program which adds the 28-bit data of X10 to 2B and the date of D9 and 10, and outputs the result to Y 30 to 4 B when X 0 turns on.


## D-

The following Program subtracts M0 to 23data from A1 data and stores to D10, D11 when XB is switched on.


MEMO
6.2.3 BIN 16-bit multiplication, division ( ${ }^{*},{ }^{*} \mathbf{P}, /, / \mathrm{P}$ )




## Functions

(1) Performs the multiplication of BIN data specified at (S1) and the BIN data specified at (S2), and stores the multiplication result into the device specified at (D).

(2) When (D) is a bit device, specify the bits, beginning with the lower bits. Example

K 1 : Lower 4 bits (b0 to 3)
K4: Lower 16 bits (b0 to 15)
$\mathrm{K} 8: 32$ bits (b0 to 31)
(3) At (S1) and (S2), -32768 to 32767 (BIN 16 bits) can be specified.
(4) The judgment of whether the data of (S1) and (S2) are positive or negative is made at the highest bit (b15) and that of (D), at (b31).

## $/$

(1) Performs the division of BIN data specified at (S1) and the BIN data specified at (S2), and stores the result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 32 bits in the case of word device, and only the quotient is stored by use of 16 bits in the case of bit device.

Quotient: Stored to the lower 16 bits.
Remainder: Stored to the upper 16 bits. (Storable only in the case of word device)
(3) At (S1) and (S2), -32678 to 32767 (BIN 16 bits) can be specified.
(4) The judgment of whether the data of (S1) and (S2) are positive or negative is made at the highest bit (b15) and that of (D), at (b15).

## Execution Conditions



Operation Errors
In the following case, operation error occurs and the error flag turns on.

- A1 or V has been specified at (D).
- The divisor (S2) is 0 .


## Program Examples

(1) Program which stores the multiplication result of 5678 and 1234 in BIN to D3 and 4 when X 5 turns on.

(2) Program which outputs the multiplication result of the BIN data of X 8 to F and the BIN data of X10 to 1 B to Y 30 to 3 F .


Program which outputs the quotient, obtained by dividing the data of X 8 to F by 3.14, to Y 30 to 3 F when X 3 turns on.


- Coding

X003
K2X008 K100 D0 D0 K314 K4Y030

MEMO

### 6.2.4 BIN 32-bit multiplication, division (D*, D*P, D/, D/P)





## Functions

(1) Performs the multiplication of BIN data specified at (S1) and the BIN data specified at (S2), and stores the multiplication result into the device specified at (D).

(2) When (D) is a bit device, up to the lower 32 bits can be specified and the upper 32 bits cannot be specified.
Example
K 1 : Lower 4 bits (b0 to 3)
K4: Lower 16 bits (b0 to 15)
K8: 32 bits (b0 to 31)
When the upper 32-bit data of multiplication result is required for the bit device, store the data to the word device and then transfer the data ((D)+2) and ((D)+3) of word device to the specified bit device.
(3) At (S1) and (S2), -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgment of whether the data of (S1) and (S2) are positive or negative is made at the highest bit (b31) and that of (D), at (b63).

## D/

(1) Performs the division of BIN data specified at (S1) and the BIN data specified at (S2), and stores the division result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 64 bits in the case of word device, and only the quotient is stored by use of lower 32 bits in the case of bit device.

Quotient: Stored to the lower 32 bits.
Remainder: Stored to the upper 32 bits. (Storable only in the case of word device)
(3) At (S1) and (S2), -2147483648 to 2147483647 (BIN 32 bits) can be specified.
(4) The judgment of whether the data of (S1), (S2), (D) and (D+2) are positive or negative is made at the highest bit (b31).

## Execution Conditions

Multiplication/division command


In the following case, operation error occurs and the error flag turns on.

- A1, V are specified in (S1), (S2) and A0, A1, Z, V specified in (D).
- The divisor (S2) is 0 .


## Program Examples

$\square$
Program which stores the multiplication result of the BIN data of D7 and D8 and the BIN data of D18 and D19 to D1 to D4 when X5 turns on.


## D/

Program which outputs a value, obtained by multiplying the data of X 8 to F by 3.14 , to Y 30 to 3 F when X3 turns on.
-

MEMO

### 6.2.5 BCD 4-digit addition, subtraction ( $B+, B+P, B-, B-P)$



## Functions

B+
(1) Performs the addition of $B C D$ data specified at (D) and the BCD data specified at (S), and stores the addition result into the device specified at (D).
(D)

$\square$
(D)
$\square$
(2) Performs the addition of BCD data specified at (S1) and the BCD data specified at (S2), and stores the addition result into the device specified at (D1).
(S1)
(S2)
(D1)

$\square$
$\square$
(3) At (S), (S1), (S2) and (D), 0 to 9999 (BCD 4 digits) can be specified.
(4) Even if the addition result exceeds 9999, the carry flag does not turn on and the carry digit is ignored.

## B-

(1) Performs the subtraction of BCD data specified at (D) and the BCD data specified at (S), and stores the subtraction result into the device specified at (D).

(2) Performs the subtraction of BCD data specified at (S2) and the BCD data specified at (S1), and stores the subtraction result into the device specified at (D1).

(3) At (S), (S1), (S2) and (D), 0 to 9999 (BCD 4 digits) can be specified.
(4) It is required to judge whether the operation result is positive or negative by use of the program.

## Execution Conditions

Addition/subtraction commands


## Operation Errors

In the following cases, operation error occurs and the error flag turns on.

- A value other than 0 to 9 exists in any digit of (S) (S1), (S2), (D).


## Program Examples <br> B+

Program which performs the addition of BCD data 5678 and 1234, and stores the result to D993, and at the same time outputs it to Y 30 to 3 F .


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| 0 | LD | M9036 |  |
| 1 | MOVP | H5678 | D993 |
| 6 | B+P | H1234 | D993 |
| 13 | MOVP | D993 | K4Y030 |
| 18 | END |  |  |

## B-

Program which performs subtraction of the BCD data of D3 and that of D8 and transfers the result to M16 to 31 when X1B turns on.


MEMO

### 6.2.6 BCD 8-digit addition, subtraction (DB+, DB+P, DB-, DB-P)





## Function

## DB+

(1) Performs the addition of $B C D$ data specified at (D) and the BCD data specified at (S), and stores the addition result into the device specified at (D).

(2) Performs the addition of BCD data specified at (S1) and the BCD data specified at (S2), and stores the addition result into the device specified at (D1).

(3) At (S), (S1), (S2) and D, 0 to 99999999 (BCD 8 digits) can be specified.
(4) Even if the addition result exceeds 99999999, the carry flag does not turn on and the carry digit is ignored.

## DB-

(1) Subtracts the BCD data specified at (S) from the BCD data specified at (D), and stores the subtraction result into the device specified at (D).

(2) Performs subtraction of the BCD data specified at (S1) and the BCD data specified at (S2), and stores the subtraction result into the device specified at (D1).

(3) At (S), (S1), (S2) and (D), 0 to 99999999 (BCD 8 digits) can be specified.
(4) It is required to judge whether the operation result is positive or negative by use of the program.

## Execution Conditions

## Addition/subtraction commands



## Program Examples <br> DB+

Program which performs the addition of BCD data 98765400 and 123456, and stores the result to D888 and D887, and at the same time, outputs it to Y30 to 4F.


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| 0 | LD | M9036 |  |
| 1 | DMOVP | H98765400 | D887 |
| 8 | DB+P | H00123456 | D887 |
| 17 | DMOVP | D887 | K8Y030 |
| 24 | END |  |  |

MEMO
6.2.7 BCD 4-digit multiplication, division ( $\left.B^{*}, B^{*} P, B /, B / P\right)$


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | 른운 <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |
| (S1) | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O | 0 |  |  |  | K1 |  |  |  |
| (S2) | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O | 0 |  |  |  | K4 | 0 |  | 0 |
| (D) |  | 0 | 0 | O | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | O |  |  |  |  |  |  | $\begin{aligned} & \text { K1 } \\ & \text { to } \\ & \text { K8 } \\ & \hline \end{aligned}$ |  |  |  |



Functions
$\mathrm{B}^{*}$
(1) Performs the multiplication of BCD data of device specified at (S1) and the BCD data of device specified at (S2), and stores the result into the device specified at (D).

(2) At (S1) and (S2), 0 to 9999 (BCD 4 digits) can be specified.

## B/

(1) Performs devision of the BCD data specified at (S1) and the BCD data specified at (S2), and stores the division result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 32 bits.
Quotient (BCD 4 digits): Stored to the lower 16 bits.
Remainder (BCD 4 digits): Stored to the upper 16 bits.
(3) (D) will not store the remainder of the dividion result if it is a bit device.

## Execution Conditions

Multiplication/division commands




Operation Errors
In the following cases, operation error occurs and the error flag turns on.

- A value other than 0 to 9 exists in any digit of (S1), (S2).
- The divisor (S2) is 0 .


## Program Examples B*

Program which performs multiplication of the BCD data of $X 0$ to $F$ and BCD data of D8, and stores the result into A0 and A1 when X1B turns on.



## B/

Program which performs the division of BCD data 5678 and 1234, and stores the result to D502 and 503, and at the same time, outputs the quotient to Y30 to 3F.


- Coding

0 LD M9036
1 B/P H5678 H1234 D502
10 MOVP D502 K4Y030
15 END


MEMO
6.2.8 BCD 8-digit multiplication, division (DB*, DB*P, DB/, DB/P)


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $\begin{aligned} & \text { 른 } \\ & \text { ©゙ } \end{aligned}$ | $\begin{aligned} & \text { 흔 윤 } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | z | V | K | H | P | 1 | N |  |  | M9012 | (M9010, M9011) |
| (S1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  | 0 | 0 |  |  |  | K1 |  |  |  |
| (S2) | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | O | 0 | 0 |  | 0 |  | 0 | O |  |  |  | to | 0 |  | 0 |
| (D) |  | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | O | 0 |  |  |  |  |  |  |  |  |  | K8 |  |  |  |



## Function

DB*
(1) Performs multiplication of the BCD data specified at (S1) and the BCD data specified at (S2), and stores the multiplication result into the device specified at (D).
$(\mathrm{S} 1+1$

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| 9 | 9 | 9 | 9 |

(S1)

(2) If (D) is a bit device, the 8 lower digits (32 lower bits) of the multiplication result may only be specified.
$K 11$ lower digit ( B 0 to 3 ), K 44 lower digits ( B 0 to 15), K8 8 lower digits ( B 0 to 31)
(3) At (S1) and (S2), 0 to 99999999 (BCD 8 digits) can be specified.

## DB/

(1) Performs division of the BCD data specified at (S1) and the BCD data specified at (S2), and stores the division result into the device specified at (D).

(2) In regards to the operation result, the quotient and remainder are stored by use of 64 bits.
Quotient (BCD 8 digits): $\quad$ Stored to the lower 32 bits.
Remainder (BCD 8 digits): Stored to the upper 32 bits.
(3) (D) will not store the remainder of the division result if it is a bit device.

## Execution Conditions

Multiplication/division
commands


Operation Errors
In the following cases, operation errors and the error flag turns on.

- A value other than 0 to 9 exists in any digit of (S1), (S2).
- The divisor (S2) is 0 .


## Program Examples $\mathrm{DB}^{*}$

Program which performs multiplication of the BCD data 68347125 and 573682 , and stores the result to D505 to 502, and at the same time, outputs the upper 8 digits to Y30 to 4F.


## DB/

Program which performs division of the BCD data of X20 to 3 F and the BCD data of D8 and 9, and stores the result to D765 to 768 when X1B turns on.



MEMO

### 6.2.9 16-bit BIN data increment, decrement (INC, INCP, DEC, DECP)



## Functions

INC
(1) Performs the addition of 1 to the device (16-bit data) specified at (D).

(2) If INC or INCP is executed when the content of device specified at (D) is 32767, -32768 is stored into the device specified at (D).

## DEC

(1) Performs the subtraction to 1 from the device (16-bit data) specified at (D).

(2) If DEC or DECP is executed when the content of device specified at (D) is $0,-1$ is stored into the device specified at (D).


Program which outputs the present value of counters C 0 to C 20 in BCD to Y 30 to 3 F each time X8 turns on.
(When the present value < 9999)


- Coding

| 0 | LD | X008 |  |
| ---: | :--- | :--- | :--- |
| 1 | BCDP | C0Z | K4Y030 |
| 6 | INCP | Z |  |
| 9 | LD= | K21 | Z |
| 14 | OR | X007 |  |
| 15 | RST | Z |  |
| 18 | END |  |  |

## DEC

Down counter program.

$\begin{array}{ll}\text { 6.2.10 } & \text { 32-bit BIN data increment, decrement } \\ & \text { (DINC, DINCP, DDEC, DDECP) }\end{array}$


## Functions

## DINC

(1) Performs the addition of 1 to the device (32-bit data) specified at (D).

(2) If DINC or DINCP is executed when the content of device specified at ( D ) is 2147483647,-2147483648 is stored into the device specified at (D)

## DDEC

(1) Performs the subtraction of 1 from the device (32-bit data) specified at (D).

(2) If DDEC or DDECP is executed when the content of device specified at ( D ) is 0 , - 1 is stored into the device specified at (D).

## Execution Conditions


(1) Program which adds 1 to the data of $D 0$ and 1 when XO turns on.

(2) Program which adds 1 to the data of X 10 to 27 and stores the result to D3 and 4 when X0 turns on.


## DDEC

(1) Program which subtracts 1 from the data of D 0 and 1 when X 0 turns on.


```
- Coding
0 LD X000
1 DDECP DO
    4 END
```

(2) Program which subtracts 1 from the data of X 10 to 27 and stores the result to D3 and 4 when X0 turns on.


### 6.3 BCD $\leftrightarrow$ BIN Conversion Instructions

The BCD $\leftrightarrow$ BIN conversion instructions are instructions which convert BCD data to BIN data and BCD data.

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BDC | BCD | 6-39 | BIN | BIN | 6-42 |
|  | BCDP | 6-39 |  | BINP | 6-42 |
|  | DBCD | 6-39 |  | DBIN | 6-42 |
|  | DBCDP | 6-39 |  | DBINP | 6-42 |

Numeric values usable for the BCD $\leftrightarrow$ BIN conversion instructions are as follows:

BCD, BCDP, BIN, BINP: 0 to 9999
DBCD, DBCDP, DBIN, DBINP: 0 to 99999999

MEMO
6.3.1 BIN data $\rightarrow$ BCD 4-, 8-digit conversion
(BCD, BCDP, DBCD, DBCDP)


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | I |  |  |  |  | (M9010, M9011) |
|  | (S) | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 |  |  |  |  |  | K1 |  |  |  |
|  | (D) |  | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 |  |  |  |  |  | K4 |  |  |  |
|  | (S) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |  |  |  |  |  | K1 |  |  |  |
|  | (D) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |  |  |  |  |  | K8 |  |  |  |



Functions

## BCD

Converts BIN data (0 to9999) of the device specified at (S) into BCD and transfers the result to the device specified at (D).
(S) side BIN 9999


Be sure to set to 0 .
BCD conversion
(BCD conversion will
be exceeded if not)
(D) side BCD 9999


## DBCD

Converts BIN data (0 to 99999999) of the device specified at S into BCD and transfers the result to the device specified at D .


## Execution Conditions



Operation Errors In the following case, operation error occurs and the error flag turns on.

- When BCD instruction is used

The data of source $(\mathrm{S})$ is outside the range of 0 to 9999.

- When DBCD instruction is used

The data of source $(\mathrm{S})$ is outside the range of 0 to 99999999.

## Program Examples <br> BCD

Program which outputs the present value of C 4 from the Y 20 to 2 F to the BCD indicator.



## DBCD

Program which outputs the 32-bit data of D0 and D1 to Y40 to Y67.


MEMO


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { ® }}{\text { ¢ }}$ | 른운 <br> M9012 | 高京范 <br> （M9010，M9011） |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word（16－bit）device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | v | K | H | P | 1 |  |  |  |  |  |
| BIN | （S） | 0 | 0 | 0 | O | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  | $\begin{aligned} & \mathrm{K} 1 \\ & \text { to } \\ & \mathrm{K} 4 \end{aligned}$ | 0 |  | 0 |
|  | （D） |  | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |
| DBIN | （S） | 0 | 0 | 0 | O | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |  |  |  |  |  | $\begin{aligned} & \text { K1 } \\ & \text { to } \\ & \text { K8 } \end{aligned}$ |  |  |  |
|  | （D） |  | 0 | 0 | O | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |  |  |  |  |  |  |  |  |  |


$\square$ Indicates the instruction symbol．

| BIN，DBIN |  |
| :---: | :--- |
| Setting data |  |
| （S） | BCD data or head <br> number of device which <br> stores BCD data |
| （D） | Head number of device <br> which will store BIN data |

Function
BIN
Converts BCD data（0 to 9999）of device specified at（S）into BIN and transfers the result to the device specified at（D）．


## DBIN

Converts BCD data (0 to 99999999) of device specified at (S) into BIN and transfers the result to the device specified at (D).

$$
\text { (S) + } 1
$$

(S)


$$
\text { (D) }+1
$$

(D)
(D) side BIN 99999999


Always set to 0 .

## Execution Conditions



## CAUTION

In some cases of execution of the BIN or DBIN instruction with a NO contact, operation error occurs due to BCD switch timing. It is recommended, when the BIN or DBIN instruction is used, that BIN data conversion be executed using the BIN conversion command after data setting.


In the following case, operation error occurs and the error flag turns on.

- Each digit of source $(\mathrm{S})$ is outside the range of 0 to 9 .


## Program Examples BIN

Program which converts the BCD data of X 10 to 1 B into BIN and stores the result into D8 when X8 turns on.


Digital switch BCD


- Coding

0 LD X008
1 BINP K3X010 D8
6 END

## DBIN

Program which converts the BCD data of X10 to 37 into BIN and stores the result into D0 and 1.

Digital switch BCD


Input power source


## CAUTION

If BCD values above 2147483647 are set at X10 to X37, they are outside the range which can be handled with the 32-bit devices. Values of D0 and D1 accordingly become negative. For details, refer to Section 3.3.

### 6.4 Data Transfer Instructions

The data transfer instructions are instructions which perform data transfer, interchanging data, the negative (reverse) data transfer, etc.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Transfer | MOV | 6-47 |
|  | MOVP | 6-47 |
|  | DMOV | 6-47 |
|  | DMOVP | 6-47 |
| Negative transfer | CML | 6-49 |
|  | CMLP | 6-49 |
|  | DCML | 6-49 |
|  | DCMLP | 6-49 |
| Block transfer | BMOV | 6-52 |
|  | BMOVP | 6-52 |
| Same data <br> block transfer | FMOV | 6-52 |
|  | FMOVP | 6-52 |
| Interchange | XCH | 6-56 |
|  | XCHP | 6-56 |
|  | DXCH | 6-56 |
|  | DXCHP | 6-56 |

## POINT

The data moved by the data transfer instruction (transfer, interchanging, negative transfer, block transfer, block transfer of the same data) is retained until new data is transferred. Therefore, even if the execution command of each instruction turns off, the data does not change.

MEMO
6.4.1 16-, 32-bit data transfer
(MOV, MOVP, DMOV, DMOVP)


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | M9012 | 흔 윤 <br> (M9010, M9011) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | v | K | H | P | 1 |  |  |  |  |  |
| MOV | (S) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | $\begin{gathered} \text { K1 } \\ \text { to } \\ \text { K4 } \end{gathered}$ | O |  | 0 |
|  | (D) |  | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |
| DMOV | (S) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  | 0 | 0 |  |  |  | $\begin{aligned} & \text { K1 } \\ & \text { to } \\ & \text { K8 } \end{aligned}$ |  |  |  |
|  | (D) |  | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |  |  |  |  |  |  |  |  |  |



## Functions

MOV
Transfers the 16-bit data of the device specified at (S) to the device specified at (D).


## DMOV

Transfers the 32-bit data of the device specified at (S) to the device specified at (D).

## Before transfer

(S)

(D)


Transfer


## Execution Conditions



Programs Examples
(1) Program which stores the data of inputs X 0 to B into D 8 .

(2) Program which stores 155 into D8 as a binary value when X 8 turns on.


## DMOV

(1) Program which stores the data of A0 and A1 into D0 and D1.

(2) Program which stores the data of X 0 to 1 F into D 0 and D 1 .
$0 \mid \stackrel{\text { M9036 }}{\square} \quad$ DMOV $\quad \stackrel{\text { X8 }}{\times 000}$

| D0 | - | $\begin{array}{cc}\text { Coding } \\ 0 & \text { LD }\end{array}$ | M9036 |
| :--- | :--- | :--- | :--- | :--- |

1 DMOVP K8X000 D0
8 END
6.4.2 16-, 32-bit data negation transfer (CML, CMLP, DCML, DCMLP)


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 区 } \\ & \text { © } \\ & \hline \end{aligned}$ | 른운 <br> M9012 | $\begin{array}{\|c\|} \hline \text { 흔 윤 } \\ \hline \text { (M9010, M9011) } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | z | v | K | H | P | 1 |  |  |  |  |  |
|  | (S) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | K1 |  |  |  |
|  | (D) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  | K4 |  |  |  |
|  | (S) | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O |  | 0 |  | O | 0 |  |  |  | K1 |  |  |  |
|  | (D) |  | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O |  | 0 |  |  |  |  |  |  | K8 |  |  |  |


$\square$ Indicates the instruction symbol.
CML, DCML
Setting data

| (S) | $\begin{array}{l}\text { Data to be reversed or } \\ \text { head number of device }\end{array}$ |
| :--- | :--- | which stores data

Head number of device
(D) which will store reverse result

Reverses the 16-bit data of (S) per bit and transfers the result to (D).

Before execution

After execution
(S) $\square$ Reverse
(D)

| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## DCML

Reverses the 32-bit data of (S) per bit and transfers the result to (D).
(S) +1
(S)
(S)

Before execution

After execution

(D) $\overbrace{$| 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- |}$^{\text {(D) +1 }}$

## Execution Conditions



## Program Examples CML

(1) Program which reverses the data of XO to 7 and transfers the result to D0.


- Coding

| 0 | LD | M9038 |
| :--- | :--- | :--- |
| 1 | CML | K2X000 |
| 6 | END |  |

D0

The number of bits of $(S)<$ The number of bits of (D):
These bits are
all regarded 0 .

(2) Program which reverses the data of M16 to 31 and transfers the result to the Y40 to 4F.

| M9038 | CML | $\begin{aligned} & \text { K2 } \\ & \text { M16 } \end{aligned}$ | K3Y040 |  | - Coding |  |  | K3Y040 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ] | 0 | LD | M9038 |  |
|  |  |  |  |  | 1 | CML | K2M16 |  |
|  |  |  |  |  | 6 | END |  |  |

The number of bits of $(\mathrm{S})<$ The number of bits of (D):

(3) Program which reverses the data of D0 and stores the result to D16 when X3 turns on.
$0 \stackrel{\mathrm{XOO}}{\mathrm{XO}}\left[\mathrm{CML}^{\mathrm{P}} \mathrm{D} 0 \quad \mathrm{D} 16 \quad\right]$




## DCML

(1) Program which reverses the data of X 0 to 1 F and transfers the result to D0 and 1.



The number of bits of $(S)$ < The number of bits of (D):
These bits are all regarded 0 .


D0 \begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 \& 1 \& 1 \& 1 \& 1 \& 0 \& 1 \& 1 <br>
\hline

 to b8 b7 to b0 

\hline 1 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& 1 \& 1 <br>
\hline
\end{tabular}

(2) Program which reverses the data of M16 to 35 and transfers the result to the Y40 to 53.


The number of bits of $(S)<$ The number of bits of $(D)$ :
These bits are all regarded 0 .

Do

(3) Program which reverses the data of D0 and 1 and stores the result to D16 and 17 when X3 turns on.




MEMO

### 6.4.3 16-bit data block transfer (BMOV, BMOVP, FMOV, FMOVP)



|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { 장 }}{\text { ¢ }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | v | K | H | P | 1 | N |  |  | M9012 | (M9010, M9011) |
|  | (S) | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  | K1 |  |  |  |
| BMOV | (D) |  | 0 | 0 | 0 | O | O | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ( n ) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |
|  | (S) | 0 | 0 | O | 0 | O | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | K1 |  |  |  |
| FMOV | (D) |  | 0 | 0 | 0 | O | O | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ( n ) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | O |  |  |  |  |  |  |  |



Functions
BMOV
Transfers the content of " $n$ " points, which begin with the device specified at ( S ), in blocks to " n " points which begin with the device specified at (D).


- When the same devices have been specified at source and destination, data transfer is possible. Transfer to the devices with the lower numbers is executed starting with ( S ), and that to the devices with the higher numbers is executed starting with $(S)+(n-1)$.
- The number of (S) and (D) digits must be equal when both (S) and (D) are bit devices.


## FMOV

Transfers the content of device specified at ( S ) in blocks to " n " points which begin with the device specified at (D).


## Execution Conditions

Transfer commands


Operation Error In the following case, operation error occurs and the error flag turns on.

- The transfer range exceeds the corresponding device range.


## Program Examples BMOV

(1) Program which output the data of the lower 4 bits of D66 to 69 to the Y30 to 3F in units of 4 points.


| Before execution (Transfer source) |  |  |  |  | After execution <br> (Transfer destination) |  |  |  | Y33 to 36 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D66 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |  |
| D67 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y37 to 34 |
| D68 | 1 | 0 | - | 1 | 0 | 0 | 1 | 1 | Y 3 B to 38 |
| D69 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | Y3F to 3C |
|  |  |  |  |  |  |  |  |  |  |

(2) Program which outputs the data of X20 to X2F to D100 to D103 in units of 4 points.



Turn to 0.

## FMOV

(1) Program which outputs the data of the lower 4 bits of D0 to Y10 to 23 in units of 4 points when XA turn on.

(2) Program which outputs the data of X20 to X23 to D100 to D103 when XA is turned on.


Turn to 0 .


- $|$| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| 0 | LD | X00A |  |
| 1 | FMOVP | K1X020 | D100 |
| 10 | END |  |  |

K4
6.4.4 16-, 32-bit data exchange (XCH, XCHP, DXCH, DXCHP)


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 㐅} \\ & \stackrel{\text { © }}{\underline{0}} \end{aligned}$ | $\begin{aligned} & \text { 능 } \\ & \text { 厄̃ } \end{aligned}$ <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |
| XCH | (D1) |  | 0 | 0 | 0 | O | O | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  | $\begin{gathered} \text { K1 } \\ \text { to } \\ \text { K4 } \end{gathered}$ | 0 |  | 0 |
|  | (D2) |  | 0 | 0 | 0 | O | O | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |
| DXCH | (D1) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |  |  |  |  |  | $\begin{aligned} & \text { K1 } \\ & \text { to } \\ & \text { K8 } \end{aligned}$ |  |  |  |
|  | (D2) |  | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |  |  |  |  |  |  |  |  |  |



Functions
XCH
Interchanges the 16-bit data of (D1) and (D2).


After execution


## DXCH

Interchanges the 32-bit data of (D1) and (D2).


## Execution Conditions



## Program Examples <br> XCH

(1) Program which interchanges the present value of T0 and the content of D0 when X8 turns on.
$0 \left\lvert\, \begin{array}{llll}\text { X008 } \\$\cline { 2 - 3 } \& P \& DO \& D0\end{array}\right.$]$

| $\bullet$ | Coding |  |  |
| :--- | :--- | :--- | :--- |
| 0 | LD | X008 |  |
| 1 | XCHP | T0 | D0 |
| 6 | END |  |  |

(2) Program which interchanges the content of D0 and the data of M16 to 31 when X10 turns on.


## DXCH

(1) Program which interchanges the content of D0 and 1 and the data of M16 to 47 when X10 turns on.
$0 \stackrel{\mathrm{X010}}{\square} \mathrm{H}$ DXCH D0


K8M16
(2) Program which interchanges the content of D0 and 1 with that of D9 and 10 when M0 turns on.

D9

$\jmath |$| $\bullet$ | Coding |  |
| :--- | :--- | :--- |
| 0 | LD | M0 |
| 1 | DXCHP | D0 |
| 8 | END |  |

### 6.5 Program Branch Instructions

### 6.5.1 Conditional jump, unconditional jump



## Functions

## CJ

(1) Executes the program of specified pointer number when the jump command is on.
(2) Executes the program of the next step when the jump command is off.


## SCJ

(1) Executes the program of specified pointer number, starting at the next scan, when the jump command changes from off to on.
(2) Executes the program of the next step when the jump command is off or changes from off to on.


## JMP

(1) Executes the program of specified pointer number unconditionally.

Consider the following when the jump instructions are used.
(2) Even if the timer, of which coil is on, is jumped by the CJ, SCJ, or JMP instruction after the coil of timer is turned on, the timer continues counting.
(3) If the OUT instruction is jumped by CJ, SCJ or JMP, coil status is held unchanged.
(4) When a jump is made to a memory location by CJ, SCJ, or JMP, the scan timer is shortened.
(5) The CJ, SCJ, and JMP instructions are also capable of jumping to a step with lower number. However, it is necessary to exit this closed loop before the watch dog timer times out.

(6) The device jumped by CJ, SCJ, or JMP does not change.

(7) The label $\left(\mathrm{P}^{* *}\right)$ occupies one step.


Operation Errors In the following cases, operation error occurs and the PC stops its operation.

- When there are mult. contacts of the same labels, a jump has been made to that label by the CJ, SCJ, or JMP instruction.
- There is no label at the jump destination of CJ, SCJ, or JMP instruction.
- Jump has been made to a label located below the END instruction.
- Jump has been made to a step between FOR and NEXT.
- Jump has been made into a subroutine.

Program Examples SCJ
(1) Program which causes a jump during the next scan to END when XC turns on.


| $\bullet$ |  |  |
| :--- | :--- | :--- |
| Coding |  |  |
| 0 | LD | X00C |
| 1 | SCJ | P255 |
| 4 | LDI | X00C |
| 5 | MPS |  |
| 6 | AND | X013 |
| 7 | OUT | Y093 |
| 8 | MPP |  |
| 9 | AND | X017 |
| 10 | OUT | Y099 |
| 11 | LD | X00B |
| 12 | OUT | Y083 |
| 13 | END |  |

(2) Program which causes a jump during the next scan to $P 3$ when $X C$ turns on.

- Coding

| 0 | LD | X00C |
| :--- | :--- | :--- |
| 1 | SCJ | P3 |
| 4 | LD | X030 |
| 5 | OUT | Y06F |
| 6 | P3 |  |
| 7 | LD | X041 |
| 8 | OUT | Y07E |
| 9 | END |  |

## CJ

(3) Program which causes a jump to the END instruction when X9 turns on.


### 6.5.2 Subroutine call, return (CALL, CALLP, RET)



Functions
CALL, CALLP
(1) Executes the subroutine program specified by the pointer ( $\left.\mathrm{P}^{* *}\right)$.
(2) Up to five levels of nesting of the CALL/CALLP instruction are allowed.

## RET

(1) Executes the sequence program located at the next step to the $\operatorname{CALL}(\mathrm{P})$ instruction when the RET instruction is executed.
(2) Indicates the end of subroutine program.

## POINT

For the PC CPUs shown below, setting indicated below is required.

- A0J2HCPU, AnSCPU, AnSHCPU,A2CCPU, AnCPU, AnNCPU, A3HCPU, A3MCPU, A3VCPU
In a sequence between the RET instruction in a subroutine program and the END instruction at the end of a sequence program, a dummy circuit must always be set. Otherwise, the PC will fail to operate correctly.
(A NOP instruction has the same effect. However, take it into consideration that "NOP batch deletion" must not be executed by a peripheral device.)


## Execution

Conditions

The execution conditions of CALL and CALLP are a shown below.


When a program uses the PLS and PLF instructions in the subroutine, and when the ON/OFF time of a subroutine execution designation signal is set shorter than the scan time, the device designated with (D) of the subroutine PLS and PLF instructions may sometimes remain turned ON more than 1 scan.


When the ON/OFF time is shorter than the scan time:


## Operation Errors

## Program Example

In the following cases, operation error occurs and the PC stops operation.

- After the CALL(P) instruction is executed, the END(FEND) instruction has been executed before executing the RET instruction.
- The RET instruction has been executed before executing the CALL(P) instruction.
- The label P255 has been called by the CALL(P) instruction.
- The JMP instruction was executed to exit from a subroutine before execution of the RET instruction.
- Nesting is of six or more levels.


## CALL, RET

(1) Program which executes the subroutine program when X1 changes from off to on.


6-63

### 6.5.3 Interrupt enable, disable, return (EI, DI, IRET)

| Applicable CPU | AnS AnN AnSH | An | A1FX | A3H <br> A3M | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{*}$ | 0 | $\Delta^{*}$ | O | X | O | $\bigcirc$ | $\Delta^{*}$ | X | $\Delta^{*}$ | $\Delta^{*}$ |
| Remark | * El and DI instructions are valid only when special relay M9053 is OFF. |  |  |  |  |  |  |  |  |  |  |

The El and DI instructions used with the AnN, AnS, AnSH, A1FX, A0J2H and A73 vary in function with status of special relay M9053, as mentioned below.
When M9053 is ON: Link refresh enable/disable (See Section 6.7.2 for details.)
When M9053 is OFF: Interrupt enable/disable

| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 㐅} \\ & \stackrel{\text { O}}{\square} \end{aligned}$ | M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  | (M9010, M9011) |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



Functions
DI
(1) Disables the interrupt program until the El instruction is executed so that interrupt signals are ignored.
(2) When the PC CPU is RESET, interrupt program execution is disabled.

## El

(1) Enables the interrupt program.


## IRET

(1) Indicates the termination of processing of interrupt program.
(2) Performs the processing of counter for interruption and returns the processing to the sequence program after the RET instruction is executed. With the CPUs other than A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board interrupt counter processing is performed.

## POINTS

(1) When a counter is used in the interrupt program, use the counter for interruption.
The A3H, A3M, AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board do not have any counter which may be used in the interrupt program.
(2) The pointer for interruption occupies one step.

(3) For the interrupt conditions, refer to the ACPU Programming Manual (Fundamentals).
(4) During the execution of interrupt program, DI (interruption inhibition) is set. Do not allow multiple interrupt programs to be run simultaneously. This can be prevented by using the El instruction in the interrupt programs.
(5) If the El or DI instruction is contained in the MC instruction, such EI and DI are executed without regard to execution of the MC instruction.

Operation Error
If the IRET instruction is executed prior to the run of interrupt program, the PC stops its operation.


## Program Example

## El DI

Disable/enable program of the run of interrupt program by DI and EI.


MEMO

### 6.5.4 Microcomputer program call (SUB, SUBP)

| Applicable CPU | $\begin{array}{\|c} \text { AnS } \\ \text { AnN } \\ \text { AnSH } \end{array}$ | An | A1FX | $\begin{aligned} & \text { АЗ } \mathrm{H} \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | ${ }^{\text {AOJ2H }}$ | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | $\bigcirc$ | $\bigcirc$ | 0 | x | x | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Remark |  |  |  |  |  |  |  |  |  |  |  |

The SUB instruction of the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board becomes the 16 -bit constant setting instruction in the extension application instructions. For details, refer to the AnSHCPU/AnACPU/AnUCPU Programming Manual (Dedicated Instructions).

|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 른 } \\ & \text { ভ̃ } \end{aligned}$ <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  |  | (M9010, M9011) |
| n |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 |  |  |  |  | 0 |  | 0 |



Functions
(1) Calls the microcomputer program created by user and allows the run of microcomputer program.
(2) When the run of microcomputer program is completed, runs the sequence program again, starting at the next step to the SUB or SUBP instruction.
(3) The SUB and SUBP instructions can be used for the sequence program and subsequence program.

(4) In the microcomputer program area, multiple microcomputer programs can be

(5) For the details of microcomputer program, see Section 8.

## Execution

## Conditions

Operation Error
In the following case, operation error occurs and the error flag turns on.

- An area of more than the microcomputer program capacity has been specified at n .


## POINTS

(1) The processing time of a microcomputer program called by one SUB instruction must be 5 msec or less. If it exceeds 5 msec , operation combination between the microcomputer program processing and the internal processing of the PC becomes out of control and the PC cannot run correctly.
(2) If a microcomputer program which needs more than 5 msec for processing is to be executed, divide it into several blocks which are called consecutively. This method can shorten the processing time of a microcomputer program called by one SUB instruction.

## 6. BASIC INSTRUCTIONS

MELSEC-A

### 6.6 Program Switching Instructions

6.6.1 Main $\leftrightarrow$ subprogram switching (CHG)

| Applicable CPU | $\left\|\begin{array}{c} \text { AnS } \\ \text { AnN } \\ \text { nnSH } \end{array}\right\|$ | An | A1FX | $\begin{aligned} & \text { А3 } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N boad |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\stackrel{*}{*}$ | $\stackrel{*}{*}{ }^{\text {¢ }}$ | X | 0 | 0 | $\stackrel{*}{\triangle}$ | $\stackrel{*}{4}$ | x | X | 0 | 0 |
| Remark | *1: A3N only |  |  |  |  |  | *3: A3A only <br> *4: A3U, A4U and Q06H only |  |  |  |  |



## Functions

(1) Executes switching between the main program and subprogram after the timer/ counter processing and self-diagnostic check, general data processing, data link/network refresh processing, and I/O processing.

(2) For further information on functions and applications, refer to the use of subprograms given in the ACPU Programming Manual (Fundamentals).

## POINTS

(1) A4U's CHG instruction is used to switch subsequence programs 1,2 , and 3 which are set in the main sequence program.
When up to subsequence program 2 has been set, programs are switched as the main sequence program
$\rightarrow$ subsequence program $1 \rightarrow$ subsequence program 2
$\rightarrow$ main sequence program.

(2) To switch specified programs, use a ZCHG dedicated instruction. The AnACPU/AnUCPU Programming Manual (Dedicated Instructions) gives details of the ZCHG instruction.

## Execution

## Conditions

(1) When the A3 is used, the CHG instruction is only executed on the leading edge of its input condition. Since operation result of the input condition changes with status of M9050, execution contents of the CHG instruction change with status of M9050.

|  |  | Status of M9050 |  |
| :---: | :---: | :---: | :---: |
|  |  | OFF | ON |
| Ladder example |  | The following program is written before END or FEND of the main and subsequence programs. Input condition <br> X000 Inter lock |  |
| Timing chart |  |  |  |
| Operation depending on ON/OFF of X0 | OFF | No switching between the main and subsequence programs. (4), 5), 11)) | No switching between the main and subsequence programs (4), 5), 11)) |
|  | ON | CHG instruction is executed every scan and switches between the main and subsequence programs. $(2), 3), 7), 8), 9), 10))$ | The main sequence program is only switched to the subsequence program, then back to the main sequence program on the first leading edge of the CHG instruction execution command (X0). (2)) |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | Switched between the main and subsequence programs (1), 6), 12)) | Switched between the main and subsequence programs (1), 6), 12)) |
| Remarks |  | When the CHG instruction is executed, END processing (e.g. timer timing, counter counting, WDT reset) is performed for the current program and operation is started from step 0 of the other program. |  |

(2) When the A3N, A73, A3V and A3N board are used, the CHG instruction is only executed on the leading edge of its input condition. Since M9050 is not provided, execution contents of the CHG instruction are always same.

| Ladder example |  | The following program is written before END or FEND of the main and subsequence programs. <br> Input condition <br> X000 Interlock <br> $\square$ $\square$ CHG |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on ON/OFF of XO | OFF | No switching between the main and subsequence programs. (4), 5), 11)) |
|  | ON | The main sequence program is only switched to the subsequence program, then back to the main sequence program on the first leading edge of the CHG instruction execution command (X0). (2)) |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | Switched between the main and subsequence programs (1), 6), 12)) |
| Remarks |  | When the CHG instruction is executed, END processing (e.g. timer timing, counter counting, WDT reset) is performed for the current program and operation is started from step 0 of the other program. |

(3) When the $\mathrm{A} 3 \mathrm{H}, \mathrm{A} 3 \mathrm{M}, \mathrm{AnA}, \mathrm{A} 3 \mathrm{U}, \mathrm{A} 4 \mathrm{U}$ and Q 06 H are used, the CHG instruction is executed repeatedly while its input condition is on.

| Ladder example |  | The following program is written before END or FEND of the main and subsequence programs. X000 Inter lock <br> $\dagger$ <br> H CHG |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on ON/OFF of XO | OFF | No switching between the main and subsequence programs. (4), 5), 11)) |
|  | ON | CHG instruction is executed every scan and switches between the main and subsequence programs. (2), 3), 7), 8), 9), 10)) |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | Switched between the main and subsequence programs (1), 6), 12)) |
| Remarks |  | When the CHG instruction is executed, END processing (e.g. timer timing, counter counting, WDT reset) is performed for the current program and operation is started from step 0 of the other program. |

## Execution of PLS Instruction Used with CHG Instruction

(1) When the A3 is used, execution contents of the PLS instruction change with status of M9050 when other input conditions are same.

|  |  |  | Status of M9050 |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | OFF |  |  |  |  | ON |  |  |  |  |  |
| Ladder example |  |  | The following program is written at step 0 of the main and subsequence programs. <br> Input condition <br> 0 <br> X000 ${ }^{-}$ <br> PLS <br> MO |  |  |  |  |  |  |  |  |  |  |
| Timing chart |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 든 } \\ & \text { No } \\ & \text { 응 } \end{aligned}$ | $\begin{gathered} \text { X0 } \\ \text { status } \end{gathered}$ | OFF | M 0 is not switched on. |  |  |  |  | M0 is not switched on. |  |  |  |  |  |
|  |  | ON | M0 is only switched on during the first scan after switched by the CHG instruction. |  |  |  |  | M0 is only switched on during the first scan of the subsequence program selected by the CHG instruction executed after $\mathrm{X0}$ is switched on. |  |  |  |  |  |
|  |  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \\ \hline \end{gathered}$ | M 0 is only switched on during 1 scan. |  |  |  |  | M 0 is only switched on during 1 scan. |  |  |  |  |  |

(2) When the A3N, A73 and A3V are used, execution contents are always same.

| Ladder example |  |  | The following program is written at step 0 of the main and subsequence programs. Input condition <br> X000 <br> 0 <br> - $\square$ PLS <br> мо |
| :---: | :---: | :---: | :---: |
| Timing chart |  |  |  |
|  | $\begin{gathered} \text { X0 } \\ \text { status } \end{gathered}$ | OFF | M0 is not switched on. |
|  |  | ON | MO is only switched on during the first scan of the subsequence program selected by the CHG instruction executed after X0 is switched on. |
|  |  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | M 0 is only switched on during 1 scan. |

(3) When the A3H, A3M, A3A, A3U, A4U and Q06H are used, the CHG instruction is executed repeatedly while its input condition is on.

| Ladder example |  |  | The following program is written before END or FEND of the main and subsequence programs. Input condition $\qquad$ <br> 0 X000 <br> $\bigcirc$ PLS M0 |
| :---: | :---: | :---: | :---: |
| Timing chart |  |  |  |
| $\begin{aligned} & \text { 든 } \\ & \text { No } \\ & \text { 응 } \end{aligned}$ | X0 status | OFF | M0 is not switched on. |
|  |  | ON | MO is only switched on during the first scan of the subsequence program selected by the CHG instruction executed after X0 is switched on. |
|  |  | $\begin{gathered} \hline \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | M 0 is only switched on during 1 scan. |

## Execution of $:-\mathrm{P}$ Instruction Used with CHG Instruction

(1) When the A3 is used, execution contents of the PLS instruction change with status of M9050 when other input conditions are same.

|  |  | Status of M9050 |  |
| :---: | :---: | :---: | :---: |
|  |  | OFF | ON |
| Ladder ex |  | The following program is written at step 0 of the main and subsequence programs. |  |
| Timing chart |  |  |  |
| Operation depending on XO ON/OFF status | OFF | MOVP instruction is not executed. | MOVP instruction is not executed. |
|  | ON | The MOVP instruction is executed during the first scan after switched by the CHG instruction. | MOVP instruction is only executed during the first scan of the subsequence program selected by the CHG instruction executed after X0 is switched on. |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | MOVP instruction is only executed once. | MOVP instruction is only executed once. |

(2) When the $\mathrm{A} 3 \mathrm{~N}, \mathrm{~A} 73$ and A 3 V are used, execution contents are always same.

| Ladder example |  | The following program is written at step 0 of the main and subsequence programs. |  |
| :---: | :---: | :---: | :---: |
| Timing chart |  |  |  |
| Operation depending on X0 ON/OFF status | OFF | MOVP instruction is not executed. |  |
|  | ON | MOVP instruction is only executed duing the first scan of the subsequence program selected by the CHG instruction executed after X0 is switched on. |  |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | MOVP instruction is only executed once. |  |

(3) When the A3H, A3M, A3A, A3U, A4U and Q06H are used, the CHG instruction is executed repeatedly while its input condition is on.

| Ladder e |  | The following program is written at step 0 of the main and subsequence programs. |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on X0 ON/OFF status | OFF | MOVP instruction is not executed. |
|  | ON | MOVP instruction is only executed duing the first scan of the subsequence program selected by the CHG instruction executed after X0 is switched on. |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | MOVP instruction is only executed once. |

## Counting of Counter Used with CHG Instruction

(1) When the A3 is used, execution contents of the counter change with status of M9050 when other input conditions are same.

|  |  | Status of M9050 |  |
| :---: | :---: | :---: | :---: |
|  |  | OFF | ON |
| Ladder example |  | The following program is written at step 0 of the main and subsequence programs. |  |
| Timing chart |  |  |  |
| Operation depending on X0 ON/OFF status | OFF |  |  |
|  | ON | CO count value is incremented by 1 after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction. | CO count value is incremented by 1 after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction executed after X0 is switched on. |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | C0 count value is incremented by 1 after END (FEND, CHG) is executed. | C0 count value is incremented by 1 after END (FEND, CHG) is executed. |

(2) When the $A 3 N, A 73$ and A3V are used, execution contents are always same.

| Ladder example |  | The following program is written at step 0 of the main and subsequence programs. |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on X0 ON/OFF status | OFF | C0 count value remains unchanged. |
|  | ON | CO count value is incremented by 1 after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction executed after X0 is switched on. |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \end{gathered}$ | C 0 count value is incremented by 1 after END (FEND, CHG) is executed. |

(3) When the A3H, A3M, A3A, A3U, A4U and Q06H are used, execution contents are always same.

| Ladder exam |  | The following program is written at step 0 of the main and subsequence programs. |
| :---: | :---: | :---: |
| Timing chart |  |  |
| Operation depending on X0 ON/OFF status | OFF | CO count value remains uncflafotyedralue $\quad 0 \rightarrow 1 \rightarrow 2$ |
|  | ON | C0 count value is incremented by 1 after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction executed after X0 is switched on. |
|  | $\begin{gathered} \text { OFF } \\ \downarrow \\ \text { ON } \\ \hline \end{gathered}$ | C 0 count value is incremented by 1 after END (FEND, CHG) is executed. |

## Timing of Timer Used with CHG Instruction

Each of the CPUs with which the CHG instruction can be used has two timer set value storage areas; one for the main sequence program and the other for the subsequence program.
In these areas, the set value of the timer not in use is 0 . The set value of 0 is regarded as infinite and the timer does not time out.
When the main (sub) sequence program is switched to the sub (main) sequence program by the CHG instruction after the timer in the main (sub) sequence program has started timing, the timer does not time out during execution of the sub (main) program because the timer set value specified in the main (sub) program is 0 in the sub (main) program timer set value storage area.

| Ladder example | The following program is written after the main sequence program and the same timer number is not used in the subsequence program. |
| :---: | :---: |
| Timing chart |  |
| Operation | T200 started by the main sequence program does not time out while the subsequence program is running. It times out on the following condition when the main sequence program is run again: <br> (Present value) < 0 or (set value) < (present value) |

## Execution of OUT Instruction Used with CHG Instruction

When the CPUs with which the CHG instruction can be used are used, the coil switched on/off in the main (sub) sequence program remains unchanged during sub (main) sequence program run even if its input condition changes.


## Program Examples <br> CHG

The following programs are used with the A3CPU and other types of CPUs to output pulses in accordance with the input condition of the PLS instruction while alternately running the main and subprograms.
(1) For A3CPU

It is necessary to compare the operation result of a scan with that of the previous scan to allow correct output of the PLS instruction. M9050 must therefore be turned ON when the CHG instruction is executed to save the operation result of the previous scan, which has been stored in the operation result storage memory, in the save area.
Since the CHG instruction for the A3CPU is executed only when input conditions are turned ON, programs must be written in the forms shown below.

Main sequence program


Sub sequence program

(2) For A3N, A73 and A3V CPUs

Since the CHG instruction for the A3NCPU is executed only when input conditions are turned ON, programs must be written in the forms shown below.

(3) For $\mathrm{A} 3 \mathrm{H}, \mathrm{A} 3 \mathrm{M}, \mathrm{A} 3 \mathrm{~A}, \mathrm{~A} 3 \mathrm{U}, \mathrm{A} 4 \mathrm{U}$ and Q06H program


## CAUTION

When modifying a subprogram during main program run or vice versa, M9051, M9056 and M9057 contacts should be used to disable the CHG instruction so that the CHG instruction may not switch the currently running program to the program currently being corrected.

MEMO

## 6. BASIC INSTRUCTIONS

MELSEC-A

### 6.7 Link Refresh Instructions

### 6.7.1 Link refresh (COM)

| Applicable CPU <br> CPU | $\begin{gathered} \mathrm{AnS} \\ \mathrm{AnN} \\ \mathrm{AnSH} \end{gathered}$ | An | A1FX | $\begin{aligned} & \text { А3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | ${ }^{\text {AOJ2H }}$ | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | X | $\Delta^{*}$ | $\Delta^{*}$ | 0 | 0 | 0 | $\Delta^{*}$ |
| Remark | * Execution is not possible while an interrupt program is being run. |  |  |  |  |  |  |  |  |  |  |



Functions
(1) The COM instruction is used to make faster data communication with a remote I/O station or to receive data positively when the scan time of the master station sequence program is longer than that of the local station sequence program.
(2) On execution of the COM instruction, the PC CPU temporarily stops the sequence program processing and performs general data processing (END processing) and link refresh processing.

(3) The COM instruction may be used any number of times in the sequence program. In this case, note that the sequence program scan time increases the period of general data processing and link refresh times.

## REMARK

By general data processing, the following processings are performed.

- Communication between the PC and peripheral devices.
- Monitoring of other stations.
- Read of buffer memory of other special function modules using a computer link module.


## Execution

## Conditions

(1) Data communication using the COM instruction

1) Example without using the COM instruction

2) Example using the COM instruction


I/O refresh
3) By using the COM instruction in the master station, data communication can be made faster as the number of data communication times with the remote I/O station can be increased unconditionally as shown in Example 2).
4) Data may not be received as shown in Example 1) when the scan time of the local station sequence program is longer than that of the master station sequence program. By using the COM instruction in the local station, data can be received securely.
5) By using the COM instruction the local station, a link refresh is made every time the local station receives the master station command between:
(a) Step 0 and COM instruction
(b) COM instruction and COM instruction
(c) COM instruction and END instruction
(2) Even if the COM instruction is used in the master station, data communication cannot be made faster when the link scan time is longer than the master station sequence program scan time.

6.7.2 Link refresh enable, disable (EI, DI)

| Applicable CPU | $\begin{gathered} \mathrm{AnS} \\ \mathrm{AnN} \\ \mathrm{AnSH} \end{gathered}$ | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | AOJ 2 H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{*}$ | X | $\Delta^{*}$ | X | X | X | X | $\Delta^{*}$ | $\Delta^{*}$ | $\Delta^{*}$ | $\Delta^{*}$ |
| Remark | * Valid only when special relay M9053 is OFF. |  |  |  |  |  |  |  |  |  |  |

The EI/DI instructions change in function depending on the status of special relay M9053, as follows.
When M9053 is ON: Link refresh enable/disable
When M9053 is OFF: Interruption enable/disable (See Section 6.5.3 for details.)


Functions
DI
(1) Disables link refresh until the El instruction is executed.
(2) Sequence processing is started with link refresh enabled.
(3) Link refresh is always enabled during END processing.

## El

(1) Enables link refresh.

Execution Conditions

(2) El instruction is used

(3) EI/DI instructions are used

| $\begin{aligned} & \frac{5}{\mathscr{N}} \\ & \stackrel{\omega}{\omega} \\ & \stackrel{0}{0} \\ & \underline{0} \end{aligned}$ | Sequence processing |  |  |  |  | Sequence processing |  |  |  |  | Sequence processing |  | -- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 高 |  |  |  |  |  |  |  |
|  |  | $\square / \square$ |  |  | $\square$ |  | $\square \backslash$ |  | $\square$ |  |  | $\square / \square$ |  |

*: • $\square$ indicates that link processing is possible.

- There is no wait period for constant scan when the constant scan facility is not specified.
- There is no l/O refresh time in direct mode.

Program Example
El
DI
The following program allows the interrupt program to be called at any time and link refresh to be disabled until the El instruction is executed before the FEND instruction is executed.


## POINTS

(1) Processing is started with link refresh enabled.
(2) The interrupt program is started with interrupt disabled.
(3) After the El/DI instruction is executed, M9053 may either be on or off.
(4) If the El or DI instruction is contained in the MC instruction, such El and DI are executed regardless of execution of the MC instruction.

MEMO

### 6.7.3 Partial refresh (SEG)

| ApplicableCPU CPU | $\left\|\begin{array}{c} \text { AnS } \\ \text { AnN } \\ \text { nnSH } \end{array}\right\|$ | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | AOJ2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{*}$ | X | $\Delta^{*}$ | $\Delta^{*}$ | x | $\Delta^{*}$ | $\Delta^{\star}$ | $\Delta^{*}$ | $\Delta^{*}$ | $\Delta^{*}$ | X |
| Remark | * Valid only when special relay M9052 is OFF. |  |  |  |  |  |  |  |  |  |  |

The SEG instruction changes in function depending on the status of special relay M9052, as follows.
When M9052 is ON: Partial refresh
When M9052 is OFF: 7-segment decode (See Section 7.4.4 for details.)


## Functions

(1) Partial refresh allows specified devices only in 1 scan to be refreshed and also allows incoming signals to be received and output signals to be output to output modules.
(2) Partial refresh is used to change ON/OFF status of input ( X ) and output (Y) during 1 scan when the I/O control mode is the refresh mode.
(3) In normal refresh mode, input and output signals are handled in batch after execution of the END instruction. It is accordingly impossible to output pulse signals during 1 scan. If partial refresh is used, input $(\mathrm{X})$ or output (Y) of specified device number is forcedly refreshed, and this allows pulse signals to be output during 1 scan.

## POINTS

(1) When the A2C is used, pulse signals cannot be output during 1 scan due to data communication with I/O modules though partial refresh of output $(Y)$ is done with the SEG instruction. For details, refer to the A2CCPU User's Manual.
(2) The " $B$ " used in this instruction does not mean link relay, but means that the refresh bit number is $B$ (bit).
When the network is configured, it can be used for all link relays.

## Execution

## Conditions

(1) Data must be set as shown below:

(2) Setting the head device number

The head device number of devices to be refreshed is set. If the number is set between Yn 0 and $\mathrm{Yn7}$ ( $\mathrm{Xn0}$ and Xn 7 ), refresh is done for the number of specified points from $\mathrm{Yn0}(\mathrm{Xn0})$, and if the number is set between $\mathrm{Yn8}$ and YnF ( $\mathrm{Xn8}$ and XnF ), refresh is done for the number of specified points from $\mathrm{Yn} 8(\mathrm{Xn} 8)$.
(3) Setting the number of points refreshed

The actual points refreshed are (set value) $\times 8$ points and may be up to 2048 points maximum.

| $\mathrm{B} 1=$ | 8 points |
| ---: | :--- |
| $\mathrm{B} 2=$ | 16 points |
| $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ |
| $\mathrm{BA}=$ | 80 points |
| $\mathrm{BB}=$ | 88 points |
| $\vdots$ | $\vdots$ |
| B 10 | $=128$ points |
| $\vdots$ | $\vdots$ |
| $B$ | $\vdots$ |
| $B F F$ | $=2048$ points |

(4) Partial refresh processing is still performed if the SEG instruction is executed with the CPU set in $X / Y$ direct mode, but in this case, input $(X)$ /output ( Y ) ON/OFF status does not change.
(5) Setting B0 (0 point) refreshes all devices in the unit, beginning with the head device number specified.

## Program Examples SEG

(1) The following example refreshes Y10 to Y27.
[SET
(2) Pulse output using the SET and RST instructions in direct mode should be changed as shown below when the I/O control is changed to refresh mode.


## CAUTION

Pulse signals cannot be output using the programs above when the A2CPU is used.

## CONTENTS

1. INTRODUCTION ..... 1-1~1-3
2. INSTRUCTIONS .....  2 - 1 ~ 2 - 24
2.1 Classification. ..... 2-1
2.2 Instruction List. ..... 2-2
2.2.1 Explanation for instructions lists ..... 2-2
2.2.2 Sequence instructions ..... 2-5
2.2.3 Basic instructions ..... 2-8
2.2.4 Application instructions ..... 2-16
3. INSTRUCTION STRUCTURE ..... 3-1 ~ 3-24
3.1 Instruction Structure ..... 3-1
3.2 Bit Processing ..... 3-3
3.2.1 1-bit processing ..... 3-3
3.2.2 Digit specification processing ..... 3-3
3.3 Handling of Numeric Values ..... 3-6
3.4 Storing 32-bit Data ..... 3-8
3.5 Index Qualification ..... 3-10
3.6 Subset Processing ..... 3-12
3.7 Operation Error ..... 3-12
3.8 Cautions on Using AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board ..... 3-14
3.8.1 The number of steps used in instructions ..... 3-14
3.8.2 Instructions of variable functions ..... 3-16
3.8.3 Set values for the extension timer and counter ..... 3-17
3.8.4 Cautions on using index qualification ..... 3-17
3.8.5 Storing 32-bit data in index registers ..... 3-20
3.9 Operation when the OUT Instruction, SET/RST Instruction and PLS/PLF Instruction are from the Same Device ..... 3-21
4. INSTRUCTION FORMAT ..... 4-1~4-3
5. SEQUENCE INSTRUCTIONS ..... 5-4~5-41
5.1 Contact Instructions ..... $5-2$
5.1.1 Operation start, series connection, parallel connection (LD, LDI, AND, ANI, OR, ORI) ..... 5-2
5.2 Connection Instructions ..... 5-5
5.2.1 Ladder block series connection, parallel connection (ANB, ORB) ..... 5-5
5.2.2 Operation result push, read, pop (MPS, MRD, MPP) ..... 5-9
5.3 Output Instructions ..... 5-14
5.3.1 Bit device, timer, counter output (OUT) ..... 5-14
5.3.2 Bit device set, reset (SET,RST) ..... 5-19
5.3.3 Edge-triggered differential output (PLS, PLF) ..... 5-23
5.3.4 Bit device output reverse (CHK) ..... 5-25
5.4 Shift Instructions ..... 5-27
5.4.1 Bit device shift (SFT, SFTP) ..... 5-27
5.5 Master Control Instructions ..... 5-29
5.5.1 Master control set, reset (MC, MCR) ..... 5-29
5.6 Termination Instructions ..... 5-33
5.6.1 Main routine program termination (FEND) ..... 5-33
5.6.2 Sequence program termination (END) ..... 5-35
5.7 Other Instructions ..... 5-37
5.7.1 Sequence program stop (STOP) ..... 5-37
5.7.2 No operation (NOP, NOPLF) ..... 5-39
6. BASIC INSTRUCTIONS ..... 6-1~6-89
6.1 Comparison Operation Instructions ..... 6-2
6.1.1 16-bit data comparison ( $=,<>,>,<=,<,>=$ ) ..... 6-4
6.1.2 32-bit data comparison ( $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ) ..... 6-6
6.2 Arithmetic Operation Instructions. ..... 6-8
6.2.1 BIN 16-bit addition, subtraction (+, +P, -, -P) ..... 6-10
6.2.2 BIN 32-bit addition, subtraction ( $D+$, $D+P, D-, D-P$ ) ..... 6-13
6.2.3 BIN 16-bit multiplication, division (*, *P, /, /P) ..... 6-16
6.2.4 BIN 32-bit multiplication, division ( $\left.D^{*}, D^{*} P, D / D / P\right)$ ..... 6-19
6.2.5 BCD 4-digit addition, subtraction ( $B+B+P, B-, B-P$ ) ..... 6-22
6.2.6 BCD 8-digit addition, subtraction (DB+, DB+P, DB-, DB-P) ..... 6-25
6.2.7 $B C D$ 4-digit multiplication, division ( $B^{*}, B^{*} P, B /, B / P$ ) ..... 6-28
6.2.8 BCD 8-digit multiplication, division (DB*, DB*P, DB/, DB/P) ..... 6-31
6.2.9 16-bit BIN data increment, decrement (INC, INCP, DEC, DECP) ..... 6-34
6.2.10 32-bit BIN data increment, decrement (DINC, DINCP, DDEC, DDECP) ..... 6-36
6.3 BCD $\leftrightarrow$ BIN Conversion Instructions ..... 6-38
6.3.1 BIN data $\rightarrow$ BCD 4-, 8-digit conversion (BCD, BCDP, DBCD, DBCDP) ..... 6-39
6.3.2 BCD 4-, 8-digit $\rightarrow$ BIN data conversion (BIN, BINP, DBIN, DBINP) ..... 6-42
6.4 Data Transfer Instructions ..... 6-46
6.4.1 16-, 32-bit data transfer (MOV, MOVP, DMOV, DMOVP) ..... 6-47
6.4.2 16-, 32-bit data negation transfer (CML, CMLP, DCML, DCMLP) ..... 6-49
6.4.3 16-bit data block transfer (BMOV, BMOVP, FMOV, FMOVP) ..... 6-52
6.4.4 16-, 32-bit data exchange (XCH, XCHP, DXCH, DXCHP) ..... 6-56
6.5 Program Branch Instructions ..... 6-58
6.5.1 Conditional jump, unconditional jump (CJ, SCJ, JMP) ..... 6-58
6.5.2 Subroutine call, return (CALL, CALLP, RET) ..... 6-62
6.5.3 Interrupt enable, disable, return (EI, DI, IRET) ..... 6-64
6.5.4 Microcomputer program call (SUB, SUBP) ..... 6-67
6.6 Program Switching Instructions ..... 6-69
6.6.1 Main $\leftrightarrow$ subprogram switching (CHG) ..... 6-69
6.7 Link Refresh Instructions ..... 6-82
6.7.1 Link refresh (COM) ..... 6-82
6.7.2 Link refresh enable, disable (EI, DI) ..... 6-84
6.7.3 Partial refresh (SEG) ..... 6-87
7. APPLICATION INSTRUCTIONS ..... 7 - 1 ~ 7 - 133
7.1 Logical Operation Instructions ..... 7-2
7.1.1 16-, 32-bit data logical product (WAND, WANDP, DAND, DANDP) ..... 7-3
7.1.2 16-, 32-bit data logical add (WOR, WORP, DOR, DORP) ..... 7-7
7.1.3 16-, 32-bit data exclusive logical add (WXOR, WXORP, DXOR, DXORP) ..... 7-11
7.1.4 16, 32-bit data NOT exclusive logical add (WXNR, WXNRP, DXNR, DXNRP) ..... 7-15
7.1.5 BIN 16-bit data 2's complement (NEG, NEGP) ..... 7-19
7.2 Rotation Instructions ..... 7-21
7.2.1 16-bit data right rotation (ROR, RORP, RCR, PCRP) ..... 7-22
7.2.2 16-bit data left rotation (ROL, ROLR, RCL, RCLP) ..... 7-24
7.2.3 32-bit data right rotation (DROR, DRORP, DRCR, DRCRP) ..... 7-26
7.2.4 32-bit data left rotation (DROL, DROLP, DRCL, DRCLP) ..... 7-28
7.3 Shift Instructions ..... 7-30
7.3.1 16-bit data n-bit right shift, left shift (SFR, SFRP, SFL, SFLP) ..... 7-31
7.3.2 n-bit data 1-bit right shift, left shift (BSFR, BSFRP, BSFL, BSFLP) ..... 7-33
7.3.3 n-word data 1-word right shift, left shift (DSFR, DSFRP, DSFL, DSFLP) ..... 7-35
7.4 Data Processing Instructions ..... 7-37
7.4.1 16-bit data search (SER, SERP) ..... 7-38
7.4.2 16-, 32-bit data bit check (SUM, SUMP, DSUM, DSUMP) ..... 7-40
7.4.3 $8 \leftrightarrow 256$-bit decode, encode (DECO, DECOP, ENCO, ENCOP) ..... 7-42
7.4.4 7 segment decode (SEG) ..... 7-44
7.4.5 Word device bit set, reset (BSET, BSETP, BRST, BRSTP) ..... 7-46
7.4.6 16-bit data dissociation, association (DIS, DISP, UNI, UNIP) ..... 7-48
7.4.7 ASCII code conversion (ASC) ..... 7-51
7.5 FIFO Instructions ..... 7-53
7.5.1 FIFO table write, read (FIFW, FIFWP, FIFR, FIFRP) ..... 7-54
7.6 Buffer Memory Access Instructions ..... 7-58
7.6.1 Special function module 1-, 2-word data read (FROM, FROMP, DFRO, DFROP) ..... 7-59
7.6.2 Special function module 1-, 2-word data write (TO, TOP, DTO, DTOP) ..... 7-61
7.6.3 Remote terminal module 1- and 2-word data read (FROM, PRC, FROMP, PRC, DFRO, PRC, DFROP, PRC) ..... $7-63$
7.6.4 Remote terminal module 1- and 2-word data write (TO, PRC, TOP, PRC, DTO, PRC, DTOP, PRC) ..... $7-67$
7.6.5 Special module/special block 1-, 2-word data read (FROM, FROMP, DFRO, DFROP) ..... 7-71
7.6.6 Special module/special block 1-, 2-word data write (TO, TOP, DTO, DTOP) ..... 7-74
7.7 FOR to NEXT Instructions ..... 7-77
7.7.1 FOR to NEXT (FOR, NEXT) ..... 7-77
7.8 Local, Remote I/O Station Access Instructions ..... 7-79
7.8.1 Local station data read, write (LRDP, LWTP) ..... 7-80
7.8.2 Remote I/O station data read, Write (RFRP, RTOP) ..... 7-86
7.9 Display Instructions ..... 7-92
7.9.1 ASCII code print instructions (PR, PRC) ..... 7-94
7.9.2 ASCII code comment display instructions (LED, LEDC) ..... 7-100
7.9.3 Character display instructions (LEDA, LEDB) ..... 7-103
7.9.4 Annunciator reset instruction (LEDR) ..... 7-105
7.10 Other Instructions ..... 7-108
7.10.1 WDT reset (WDT, WDTP) ..... 7-109
7.10.2 Specific format failure check (CHK) ..... 7-111
7.10.3 Status latch set, reset (SLT, SLTR) ..... 7-117
7.10.4 Sampling trace set, reset (STRA, STRAR) ..... 7-119
7.10.5 Carry flag set, reset (STC, CLC) ..... 7-121
7.10.6 Pulse regeneration instruction (DUTY) ..... 7-123
7.11 Servo Program Instructions ..... 7-125
7.11.1 Servo program start (DSFRP) ..... 7-126
7.11.2 Present position data and speed change instruction (DSFLP) ..... 7-130
8. MICROCOMPUTER MODE ..... $8-1$ ~ 8 - 16
8.1 Specifications of Microcomputer Mode. ..... 8-1
8.2 Using Utility Program ..... 8-2
8.3 Using User-Written Microcomputer Programs ..... 8-4
8.3.1 Memory map ..... 8-6
8.3.2 Data memory area address configuration ..... 8-6
8.3.3 Differences in operations called by microcomputer instructions according to CPU models ..... 8-7
8.3.4 Configuration of data memory area ..... 8-8
9. ERROR CODE LIST ..... 9-1~9-41
9.1 Reading Error Codes ..... 9-1
9.2 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board ..... 9-1
9.3 Error Code List for AnSHCPU ..... 9-7
9.4 Error Code List for the AnACPU ..... 9-13
9.5 Error Code List for the AnUCPU, A2ASCPU and A2USH board ..... 9-22
9.6 Error Code List for the QCPU-A (A Mode) ..... 9-33
APPENDICES APP - 1 ~ APP - 96
APPENDIX 1 LISTS OF SPECIAL RELAYS AND SPECIAL REGISTERS ..... APP - 1
1.1 List of Special Relays ..... APP - 1
1.2 Special Relays for Link ..... APP - 13
1.3 Special Registers ..... APP - 16
1.4 Special Registers for Link ..... APP - 34
APPENDIX 2 OPERATION PROCESSING TIME ..... APP - 39
2.1 Instruction Processing Time of Small Size, Compact CPUs ..... APP - 41
2.2 Instruction Processing Time of CPUs ..... APP - 66
2.3 Instruction Processing Time of QCPU-A (A Mode) ..... APP - 79
APPENDIX 3 ASCII CODE TABLE ..... APP - 89
APPENDIX 4 FORMATS OF PROGRAM SHEETS ..... APP - 90

## 7. APPLICATION INSTRUCTIONS

Application instructions are used when special processing is required. They are classified as follows:

| Classification of Application Instructions | Description | Ref. Page |
| :---: | :---: | :---: |
| Logical operation instruction | Logical operation such as logical add and logical <br> product | $7-2$ |
| Rotation instruction | Rotation of specified data | $7-21$ |
| Shift instruction | Shift of specified data | $7-30$ |
| Data processing instruction | Data processing such as 16-bit data search, |  |
| decode, and encode | $7-37$ |  |
| FIFO instruction | Read/write of FIFO table | $7-53$ |
| Buffer memory access instruction | Read/write of buffer memory in special function |  |
| FOR to NEXT instruction | FOR to NEXT | $7-58$ |
| Local, remote I/O station access instruction | Read/write of data in local, remote I/O station | $7-77$ |
| Display instruction | Output of character code, indication of data on LED <br> display | $7-79$ |
| Miscellaneous | Instructions which are not included in the above <br> classification, such as WDT reset and carry flag <br> set/reset | $7-92$ |

### 7.1 Logical Operation Instructions

(1) The logical operation instructions are instructions which perform the logical operations such as logical add and logical product.
(2) The logical operation instructions are available in the following 26 types.

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical product | WAND | 7-3 | Exclusive OR | WXOR | 7-11 |  | NEG | 7-19 |
|  | WANDP | 7-3 |  | WXORP | 7-11 |  | NEGP | 7-19 |
|  | DAND | 7-3 |  | DXOR | 7-11 |  |  |  |
|  | DANDP | 7-3 |  | DXORP | 7-11 |  |  |  |
| Logical add | WOR | 7-7 | Exclusive NOR | WXNR | 7-15 |  |  |  |
|  | WORP | 7-7 |  | WXNRP | 7-15 |  |  |  |
|  | DOR | 7-7 |  | DXNR | 7-15 |  |  |  |
|  | DORP | 7-7 |  | DXNRP | 7-15 |  |  |  |

## REMARK

The logical operation instructions perform the following processings in units of one bit.

| Classification | Processing | Operation Expression | Example |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A | B | Y |
| Logical product | Set to 1 only when both inputs $A$ and $B$ are 1 . Set to 0 otherwise. | $Y=A \cdot B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |
| Logical add | Set to 0 only when both inputs $A$ and $B$ are 0 . Set to 1 to 1 otherwise. | $Y=A+B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 1 |
| Exclusive OR | Set to 0 when inputs $A$ and $B$ are equal. Set to 1 when they are different. | $Y=\bar{A} \cdot B+A \cdot \bar{B}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 |
| Exclusive NOR | Set to 1 when inputs $A$ and $B$ are equal. Set to 0 when they are different. | $Y=(\bar{A}+B)(A+\bar{B})$ | 0 | 0 | 1 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |

MEMO
7.1.1 16-, 32-bit data logical product (WAND, WANDP, DAND, DANDP)

$\square$ Indicates the instruction symbol.


Setting data

| (S) | Data for which logical <br> product will be performed |
| :---: | :--- |
| (S1) | or head number of device <br> which stores data |
| (D2) | Head number of device <br> which will store the result <br> of logical product |

WAND may only be used in the areas marked *.

Functions

## WAND

(1) Performs the logical product of the 16-bit data of device specified at (D) and the 16-bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

(2) Performs the logical product of the 16-bit data of device specified at (S1) and the 16-bit data of device specified at (S2) per bit, and stores the result into the device specified at (D1).

(3) Data of bit devices above digit specification is operated as 0 .

## DAND

(1) Performs the logical product of the 32-bit data of device specified at (D) and the 32-bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

Before execution

After execution

(D)
(2) When operation is performed, the digits of the bit device higher than these specified are regarded as 0 .

## Execution Conditions

Operation command


## Program Examples WAND

(1) Program which masks the digit of tens (the second digit from the right), among the BCD four digits of D10, and sets it to 0 when XA turns on.

(2) Program which performs logical product of the data of $X 10$ to $1 B$ and the data of D33, and outputs the result to the $Y 30$ to 3B when XA turns on.

(3) Program which performs logical product of the data of X 10 to 1B and the data of D33, and sends the result to the Y30 to 3B when XA turns on.


## DAND

(1) Program which performs logical product of the 24-bit data of X30 to 47 and the data of D99 and 100, then transfers the result to the M80 to 103 when X8 turns on.

(2) Program which performs logical product of the 32-bit data of DO and 1 and the 32-bit data of D108 and 109, and sends the result to the Y100 to 11 F when M16 turns on.


### 7.1.2 16-, 32-bit data logical add (WOR, WORP, DOR, DORP)


$\square$ Indicates the instruction symbol.


Setting data

| (S) | Data for which logical add <br> will be performed or head |  |
| :---: | :--- | :---: |
| (S1) | (S2) <br> number of device which <br> stores data |  |
| (D) | Head number of device <br> which will store the result <br> of logical add |  |

WOR may only be used in the areas marked *.

## Functions

WOR
(1) Performs the logical add of the 16-bit data of device specified at (D) and the 16bit data of device specified at (S) per bit, and stores the result into the device specified at (D).

| Before execution | 16 bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [(D) | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
|  |  | WOR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | (S) | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |

After execution

(D) | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(2) Performs the logical add of the 16-bit data of device specified at (S1) and the 16 -bit data of device specified at (S2) per bit, and stores the result into the device specified at (D1).

(3) Data of bit devices above digit specification is operated as 0 .

DOR
(1) Performs the log
bit data of devic
specified at (D).
(1) Performs the logical add of the 32-bit data of device specified at (D) and the 32bit data of device specified at $(S)$ per bit, and stores the result into the device

| DOR |
| :--- |
| (1) Performs the log |
| bit data of devic |
| specified at (D). |

Before execution

After execution

(2) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## Execution Conditions

Operation command


## Program Examples WOR

(1) Program which performs logical add of the data of D10 and that of D20, and stores the result to D10 when XA turns on.

(2) Program which performs logical add of the data of X 10 to 1 B and the data of D33, and sends the result to the Y30 to 3F when XA turns on.

(3) Program which performs logical add of the data of D10 and that of D20, and stores the result to D33 when XA turns on.

(4) Program which performs logical add of the data of X 10 to 1 B and the data of D33, and sends the result to the Y 30 to 3B when XA turns on.

| K00A |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## DOR

(1) Program which performs logical add of the 32 -bit data of X 0 to 1 F and the hexadecimal number of FOFFH and stores the result to D66 and 67 when XB turns on.
\(\left.\begin{array}{c|cccc}[DMOV \& \begin{array}{l}O <br>

0000F0FF\end{array} \& D66\end{array}\right]\)| Hexadecimal number of F0FFH is stored into D66 |
| :--- |
| and 67. |

0 LD XOOB
1 DMOVP H0000F0FF D66
8 DORP K8X000 D66
17 END
(2) Program which performs logical add of the 24-bit data of M64 to 87 and the 24bit data of X20 to 37 and stores the result to D23 and 24 when M8 turns on.


### 7.1.3 16-, 32-bit data exclusive logical add (WXOR, WXORP, DXOR, DXORP)


$\square$ Indicates the instruction symbol.

## WXOR, DXOR

Setting data

| (S) | Data for which exclusive <br> OR will be performed or <br> (S1) |
| :---: | :--- |
| (S2) | head number of device <br> which stores data |
| (D) | Head number of device <br> which will store the result <br> of exclusive OR |

WXOR may only be used in the areas marked *.

Functions

## WXOR

(1) Performs the exclusive OR of the 16-bit data of device specified at (D) and the 16-bit data of device specified at ( S ) per bit, and stores the result into the device specified at (D).

|  | 16 bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (D) | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| Before execution |  | WXOR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | (S) | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

(2) Performs the exclusive OR of the 16-bit data of device specified at (S1) and the 16-bit data of device specified at (S2) per bit, and stores the result into the device specified at (D).

(3) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## DXOR

(1) Performs the exclusive OR of the 32-bit data of device specified at (D) and the 32-bit data of device specified at (S) per bit, and stores the result into the device specified at (D).


After execution
(D)
(2) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## Execution Conditions

Operation command


## Program Examples WXOR

(1) Program which performs exclusive OR of the data of D10 and that of D20, and stores the result to D10 when XA turns on.

(2) Program which performs the exclusive OR of the data of X 10 to 1 B and data of D33, and sends the result to the $Y 30$ to 3B when XA turns on.

(3) Program which performs exclusive OR of the data of D10 and that of D20, and stores the result to D33 when XA turns on.

(4) Program which performs exclusive OR of the data of $X 10$ to $1 B$ and the data of D33, and sends the result to the Y30 to 3B when XA turns on.


## DXOR

(1) Program which compares the 32-bit data of X20 to $3 F$ and the bit pattern of data of D9 and 10, and stores the number of different bits to D16 when X6 turns on.


| $\bullet-$ Coding |  |  |  |  |
| ---: | :--- | :--- | :--- | :--- |
| 0 | LD | X006 |  |  |
| 1 | DXORP | K8X020 |  | D9 |
| 10 | DSUMP | D9 |  |  |
| 13 | MOVP | A0 | D16 |  |
| 18 | END |  |  |  |

### 7.1.4 16, 32-bit data NOT exclusive logical add (WXNR, WXNRP, DXNR, DXNRP)


$\square$ Indicates the instruction symbol.

## WXNR, DXNR

Setting data

| (S) | Data for which exclusive |
| :---: | :--- |
| (S1) | Dar will be performed or <br> NOR <br> yead number of device <br> (S2) <br> which stores data |
| (D) | Head number of device <br> which will store the result <br> of exclusive NOR |

WXNR may only be used in the areas marked *

Functions

## WXNR

(1) Performs the exclusive NOR of the 16-bit data of device specified at (D) and the 16 -bit data of device specified at (S) and stores the result into the device specified at (D).

|  | [ (D) | 16 bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Before execution |  | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | (s) | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |

(D)

| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(2) Performs the exclusive NOR of the 16 -bit data of device specified at (S1) and the 16 -bit data of device specified at (S2) and stores the result into the device specified at (D).

(3) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## DXNR

(1) Performs the exclusive NOR of the 32-bit data of device specified at (D) and the 32-bit data of device specified at (S) and stores the result into the device specified at (D).

(2) When operation is performed, the digits of bit device higher than the specified are regarded as 0 .

## Execution Conditions

Operation command


## POINT

The DXNR instruction in the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board dedicated instructions changes to the 32 -bit constant setting instruction. For details, refer to the AnSHCPU/AnACPU/AnUCPU Programming Manual (Dedicated Instructions).

## Program Examples WXNR

(1) Program which compares the bit pattern of the 16 -bit data of X 30 to 3 F and that of the 16-bit data of D99 and stores the number of the same bit patterns and the number of different bit patterns to D7 and 8, respectively, when XC turns on.


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| 0 | Coding |  |  |
| 0 | LD | X00C |  |
| 1 | WXNRP | K4X030 | D99 |
| 6 | SUMP | D99 |  |
| 9 | MOVP | A0 | D7 |
| 14 | MOVP | K16 | D8 |
| 19 | -P | A0 | D8 |
| 24 | END |  |  |

(2) Program which compares the bit pattern of the 16-bit data of X 30 to 3 F and that of the data of D99 and stores the result to D7 when X0 turns on.


| $\bullet$ - Coding |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | LD | X000 |  |  |
| 1 | WXNRP | K4X030 | D99 | D7 |
| 8 | END |  |  |  |

## DXNR

(1) Program which compares the bit pattern of the 32-bit data of X20 to 3F and that of the data of D16 and 17, and stores the number of the same bit patterns to D18 when X6 turns on.


| $\bullet$ |  |  |  |  |
| ---: | :--- | :--- | :--- | :--- |
| - Coding |  |  |  |  |
| 0 | LD | X006 |  |  |
| 1 | DXNRP | K8X020 |  | D16 |
| 10 | DSUMP | D16 |  |  |
| 13 | MOVP | A0 | D18 |  |
| 18 | END |  |  |  |

### 7.1.5 BIN 16-bit data 2's complement (NEG, NEGP)



Functions
(1) Reverses the sign of the 16-bit data of device specified at (D) and stores the result in device specified at (D).

(2) Used to reverse the positive sign to the negative sign and vice versa.

## Execution Conditions



## Program Example <br> NEG

(1) Program which calculates "D10-D20" when XA turns on, and obtains the absolute value when the result is negative.


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| - Coding |  |  |  |
| 0 | LD | X00A |  |
| 1 | AND $<$ | D10 | D20 |
| 6 | OUT | M3 |  |
| 7 | LD | X00A |  |
| 8 | -P | D20 | D10 |
| 13 | AND | M3 |  |
| 14 | NEGP | D10 |  |
| 17 | END |  |  |

### 7.2 Rotation Instructions

The rotation instructions rotate the data stored in the accumulator.

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Right rotation | ROR | 7-22 | Left rotation | ROL | 7-24 |
|  | RORP | 7-22 |  | ROLP | 7-24 |
|  | RCR | 7-22 |  | RCL | 7-24 |
|  | RCRP | 7-22 |  | RCLP | 7-24 |
|  | DROR | 7-26 |  | DROL | 7-28 |
|  | DRORP | 7-26 |  | DROLP | 7-28 |
|  | DRCR | 7-26 |  | DRCL | 7-28 |
|  | DRCRP | 7-26 |  | DRCLP | 7-28 |

MEMO

### 7.2.1 16-bit data right rotation (ROR, RORP, RCR, PCRP)



## Functions

Rotates the data of AO " n " bits to the right, without including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of ROR.



## RCR

Rotates the data of A0 "0" bits to the right, including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of RCR.


Execution Conditions

$$
\begin{aligned}
& \text { Right rotation } \\
& \text { command }
\end{aligned}
$$



## Program Examples ROR

Program which rotates the contents of A0 three bits to the right when XC turns on.

| $0 \stackrel{\text { XOOC }}{ }$ |
| :---: |
|  |  |


$-|$| $\bullet$ | Coding |  |
| :--- | :--- | :--- |
| 0 | LD | XOOC |
| 1 | RORP | K3 |
| 4 | END |  |



## RCR

Program which rotates the contents of A0 three bits to the right when XC turns on.

7.2.2 16-bit data left rotation (ROL, ROLR, RCL, RCLP)


## Functions

ROL
Rotates the data of AO " n " bits to the left, without including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of ROL.



## RCL

Rotates the data of A0 " 0 " bits to the left, including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of RCL.


Execution Conditions


## Program Examples ROL

Program which rotates the contents of A0 three bits to the left when XC turns on.
$0 \stackrel{\mathrm{XOOC}}{-}$ (ROL ${ }^{\mathrm{P}}{ }_{3}^{\mathrm{K}}$

$-|$| $\bullet$ | Coding |  |
| :--- | :--- | :--- |
| 0 | LD | X0 |
| 1 | ROLP | K3 |
| 4 | END |  |



## RCL

Program which rotates the contents of AO three bits to the left when XC turns on.



### 7.2.3 32-bit data right rotation (DROR, DRORP, DRCR, DRCRP)



## Functions

## DROR

Rotates the data of AO and 1 " n " bits to the right, without including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of DROR.



## DRCR

Rotates the data of A0 and 1 " 0 " bits to the right, including the carry flag.


- The carry flag is 1 or 0 depending on the status prior to the execution of DRCR.


## Execution Conditions



## Program Examples

## DROR

Program which rotates the contents of A0 and 1 three bits to the right when XC turns on.


## DRCR

Program which rotates the contents of A0 and 1 three bits to the right when XC turns on.


* Before execution, carry flag is either 1 or 0.
7.2.4 32-bit data left rotation (DROL, DROLP, DRCL, DRCLP)



## Functions

DROL
Rotates the data of $A 0$ and 1 " $n$ " bits to the left, without including the carry flag,


## DRCL

Rotates the data of A0 and 1 " n " bits to the left, including the carry flag.

- The carry flag is 1 or 0 depending on the status prior to the execution of DRCL.



## Execution Conditions



## Program Examples DROL

Program which rotates the contents of A0 and 1 three bits to the left when XC turns on.

| $\bullet$ |  |  |
| ---: | :--- | :--- |
| 0 | Coding |  |
| 0 | LD | X00A |
| 1 | DMOVP | H80000000 |
| 8 | LD | X00C |
| 9 | DROLP | K3 |
| 12 | END |  |




## DRCL

Program which rotates the contents of A0 and 1 three bits to the left when XC turns on.


### 7.3 Shift Instructions

The shift instructions perform the shifting of data.

| Classification | Instruction Symbol | Ref. Page | Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Right shift | SFR | 7-31 | Left shift | SFL | 7-31 |
|  | SFRP | 7-31 |  | SFLP | 7-31 |
|  | BSFR | 7-33 |  | BSFL | 7-33 |
|  | BSFRP | 7-33 |  | BSFLP | 7-33 |
|  | DSFR | 7-35 |  | DSFL | 7-35 |
|  | DSFRP | 7-35 |  | SDFLP | 7-35 |

MEMO

### 7.3.1 16-bit data n-bit right shift, left shift (SFR, SFRP, SFL, SFLP)



Functions
SFR
(1) Shifts the 16-bit data of device specified at (D) to the right by " $n$ " bits.

(2) " $n$ " bits, which begin with the highest bit, change to 0 .
(3) For T/C, the present value (count value) is shifted. (The shift of set value cannot be performed.)

SFL
(1) Shifts the 16 -bit data of device specified at (D) to the left by " $n$ " bits.
(2) " $\mathrm{n} "$ bits, which begin with the lowest bit, change to 0 .

(3) In regards to $T / C$, the present value (count value) is shifted. (The shift of set value cannot be performed.)

## Execution Conditions

Shift command


Program Examples SFR
Program which shifts the contents of D8 five bits to the right when X1C turns on.


## SFL

Program which shifts the data of M6 to 13 two bits to the left when X8 turns on.


7.3.2 $n$-bit data 1-bit right shift, left shift (BSFR, BSFRP, BSFL, BSFLP)


Functions


## Execution Conditions



In the following case, operation error occurs and the error flag turns on.

- " n " is a negative value.

Program Examples

## BSFR

Program which shifts the data of M668 to 676 to the right when X8F turns on.


## BSFL

Program which shifts the outputs of Y 60 to 6 F to the left when X 4 turns on.

| X004 | Y060 | K | - Coding |  |  | K16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | 0 | LD | X004 |  |
|  |  |  | 1 | BSFLP | Y060 |  |
|  |  |  | 8 | END |  |  |


7.3.3 n-word data 1-word right shift, left shift (DSFR, DSFRP, DSFL, DSFLP)

|  | AnS <br> AnN <br> AnSH | An | A1FX | A3H <br> A3M | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | AJ2H | A2C | A73 | A52G |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |\(\left|\begin{array}{c}A3N <br>

board\end{array}\right|\)


Functions

## DSFR

(1) Shifts the word devices of " n " points, which begin with the device specified at (D), to the right by one bit.


Before execution

(2) The highest bit changes to 0 .
(3) For T/C, the present value (count value) is shifted. (The shift of set value cannot be performed.)

## DSFL

(1) Shifts the word devices of "n" points, which begin with the device specified at (D), to the left by one bit.

(2) The lowest bit changes to 0 .
(3) In regards to $\mathrm{T} / \mathrm{C}$, the present value (count value) is shifted. (The shift of set value cannot be performed.)

## Execution Conditions

Shift command




Operation Error In the following case, operation error occurs and the error flag turns on.

- "n" is a negative value.

Program Examples

## DSFR

Program which shifts the contents of D683 to 689 to the right when XB turns on.



## DSFL

Program which shifts the contents of D683 to 689 to the left when XB turns on.


### 7.4 Data Processing Instructions

The data processing instructions perform operations such as the search, decode, and encode of data.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Search | SER | $7-38$ |
|  | SERP | $7-38$ |
|  | Bit check | SUM |
|  | SUMP | $7-40$ |
|  | DSUM | $7-40$ |
|  | Decode |  |
| Encode |  |  |$\quad$ DSUMP $\quad 7-40$

MEMO
7.4.1 16-bit data search (SER, SERP)


## Functions

(1) Searches the data of " $n$ " points, beginning with the 16-bit data of device specified at (S2), by use of the 16-bit data of device specified at (S1) as a keyword.
(2) Stores to A1 the number of data which have coincided with the keyword, and stores to A0 at which point from (S2) the first coinciding device number (relative value) is located.
(3) When " $n$ " is negative, it is equal to 0 .
(4) When " n " is 0 , no processing is performed.

## Execution Conditions



Operation Error

Program Example

In the following case, operation error occurs and the error flag turns on.

- When " n " points are searched beginning with (S2), the specified device range is exceeded.


## SER

Program which compares the data of D883 to 887 with 123 when XB turns on.


### 7.4.2 16-, 32-bit data bit check (SUM, SUMP, DSUM, DSUMP)



|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \times \\ & \stackrel{\times}{\mathbf{0}} \\ & \hline \underline{C} \end{aligned}$ | M9012 | $\begin{aligned} & \text { 흔 윺 } \\ & \text { 市 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | V | K | H | P | I | N |  |  |  | (M9010, M9011) |
| SUM | (S) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  | K1 to |  |  |  |
| DSUM | (S) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O | 0 |  | 0 |  |  |  |  |  |  | $\begin{aligned} & \text { K1 to } \\ & \text { K4 } \end{aligned}$ |  |  |  |



## Functions

SUM
Stores in A0 the total number of bits which are one found in the 16-bit data of device specified at (S).

Before execution

After execution


The A0J2HCPU stores the total number of bits also in D9003.

## DSUM

Stores to A0 the total number of bits which are one found in the 32-bit data of device specified at (S).

Before execution

After execution


## Execution Conditions

Operation command


## Program Examples

## SUM

Program which obtains the number of bits, which are on (1), in the data of X30 to 3F when X 8 turns on.

| - Coding |  |  |
| :--- | :--- | :--- |
| 0 | LD | X008 |
| 1 | SUMP | K4X030 |
| 4 | END |  |

Counted data


Total number of 1 s is stored into A 0 .

## DSUM

Program which stores the number of bits, which are on (1), in the data of X20 to 5B, to D18 when XB turns on.


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| 0 | LD |  | X00B |
| 1 | DSUMP | K8X020 |  |
| 4 | MOVP | A0 | D18 |
| 9 | DSUMP | K7X040 |  |
| 12 | +P | A0 | D18 |
| 17 | END |  |  |


7.4.3 $8 \leftrightarrow$ 256-bit decode, encode (DECO, DECOP, ENCO, ENCOP)


Functions

## DECO

$8 \rightarrow 256$ bit decode
(1) Decodes the lower " $n$ " bits of device specified at (S) and stores the result of decode data to $2^{n}$ bits which begin with the device specified at (D).
(2) For " n ", 1 to 8 can be specified.
(3) When " n " is 0 , no processing is performed and the contents of $2^{n}$ bits, which begin with the device specified at (D), do not change.
(4) A bit device is treated as one bit and a word device as 16 bits.

## ENCO

$256 \rightarrow 8$ bit decode
(1) Encodes the data of $2^{n}$ bits, which begin with (S), and stores the result to (D).
(2) For " n ", 0 to 8 can be specified.
(3) When " $n$ " is 0 , no processing is performed and the contents of (D) do not change.
(4) The bit device is treated as one bit and the word device as 16 bits.
(5) When multiple bits are 1, processing is performed for the last bit position.

## Execution Conditions

Decode Encode command




$\square P$


Operation Errors
In the following case, operation error occurs and the error flag turns on.

- "n" in other than 0 to 8.
- 0 exists in all devices from $S$ to $2 n$ when the encode instruction is used.

Program Examples

## DECO



When 3 is specified at

When 3 is specified as effective bits, 8 points are occupied.

M13 at the third position from M10 turns on.

## ENCO



When 8 is specified as effective bits,
256 points are occupied.


### 7.4.4 7 segment decode (SEG)

| ApplicableCPU | $\begin{gathered} \text { AnS } \\ \text { AnN } \\ \text { AnSH } \end{gathered}$ | An | A1FX | $\begin{aligned} & \text { АЗ } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | AOJ 2 H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N <br> boad |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\triangle^{*}$ | 0 | $\triangle$ * | $\triangle^{*}$ | X | $\triangle^{*}$ | $\Delta^{*}$ | $\Delta^{*}$ | $\Delta^{*}$ | $\Delta^{*}$ | $\triangle^{*}$ |
| Remark | * Valid only when special relay M9052 is OFF. |  |  |  |  |  |  |  |  |  |  |

The SEG instruction for the CPUs except An changes in function depending on the status of special relay M9052, as follows.
When M9052 is ON: Partial refresh
(See Section 6.7.3 for details.)
When M9052 is OFF: 7-segment decode

|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \times \\ & \stackrel{\times}{0} \\ & \stackrel{\text { B }}{2} \end{aligned}$ | $\begin{aligned} & \text { 르̃ } \\ & \text { © } \end{aligned}$ <br> M9012 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | V | K | H | P | I |  |  |  |  |  |
| (S) | 0 | 0 | 0 | 0 | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | K1 |  |  |  |
| (D) |  | 0 | 0 | 0 | 0 | O | 0 | O | O | O | 0 | 0 | 0 | O | 0 | 0 |  |  |  |  |  | $\begin{gathered} \mathrm{K} 1 \\ \text { to } 1 \\ \mathrm{~K} 4 \end{gathered}$ | 0 |  |  |
| *1: If the CPUs other than A3H, A3M, AnA, A2AS,AnU, QCPU-A (A Mode) and A2USH board are used, digit specification is ignored and 8-bit (2 digits) data is always output. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

(1) Decodes the data of 0 to F specified at the lower four bits of $(\mathrm{S})$ to sevensegment display data and stores the result to (D).
(2) When the device is a bit device ( $Y, M, L, S, B, F$ ), indicates the head number of device which will store the seven-segment display data. When the device is a word device (T, C, D, R, A0, A1, Z, V), indicates the device number which will store the seven-segment display data.
(3) The data is stored into the bit device and word device as shown below.

(4) For the seven-segment display data, refer to the next page.

## Execution Conditions



## Program Example

## SEG

Program which converts the data of XC to F to seven-segment display data and sends the display data to Y 38 to 3 F when X0 turns on.

7.4.5 Word device bit set, reset (BSET, BSETP, BRST, BRSTP)


## Functions

## BSET

(1) Sets (1) the "n"th bit of word device specified at (D).
(2) For " n ", 0 to 15 are effective. When 15 is exceeded, the instruction is executed at the lower four bits.


Before execution

After execution



## BRST

(1) Resets (0) the "n"th bit of word device specified at (D).
(2) For " n ", 0 to 15 are effective. When 15 is exceeded, the instruction is executed at the lower four bits.


Before execution


## Execution Conditions



## Program Example

BEST, BRST
Program which sets the 3rd bit and 8th bit of D19 when X18 turns on.


| $\bullet$ | Coding |  |  |
| ---: | :--- | :--- | :--- |
| 0 | LDI | X00B |  |
| 1 | BRSTP | D8 | K8 |
| 8 | LD | X00B |  |
| 9 | BSETP | D8 | K3 |
| 16 | END |  |  |



### 7.4.6 16-bit data dissociation, association (DIS, DISP, UNI, UNIP)



## Functions

## DIS

(1) Stores the data of lower " n " digits (one digit consists of four bits) of 16-bit data specified at (S) into the lower four bits of devices of " n " points which begin with the device specified at (D).

(2) The upper 12 bits of devices of " $n$ " points, which begin with the device specified at (D), are set to 0 .
(3) For " n ", 1 to 4 can be specified.
(4) When " n " is 0 , no processing is performed and the contents of " n " points beginning with the device of (D) do not change.

## UNI

(1) Associates the data of lower four bits of 16-bit data in devices of " $n$ " points, which begin with the device specified at (S), to the 16-bit device specified at (D).

(2) The bits of upper $(4-n)$-digits of device specified at (D), are set to 0 .
(3) For "n", 1 to 4 can be specified.
(4) When " $n$ " is 0 , no processing is performed and the contents of device of (D) do not change.

## Execution Conditions



Operation Error

Program Examples

In the following case, operation error occurs and the error flag turns on.

- " n " is other than 0 to 4 .


## UNI

Program which stores the lower four-bit data of D0 to 2 to the D10 when X0 turns on.



MEMO

### 7.4.7 ASCII code conversion (ASC)



## Function

Converts the specified alphanumeric characters into the ASCII code and stores the result into devices of four points which begin with the device specified at (D).


## Executed Conditions



## 7. APPLICATION INSTRUCTIONS

MELSEC-A

## Program Example

## ASC

Program which converts "ABCDEFGHIJKLMNOP" into the ASCII code and stores the result to the D88 to 95 when X8 turns on, and displays the ASCII data of D88 to 95 at the LED indicator on the front face of CPU when X16 turns on.

$\left.\begin{array}{l|lll}\text { ASC } & \text { ABCDEFGH } & \text { D88 }\end{array}\right]-$| Eight characters, A to H, are converted into ASCII |
| :--- |
| code and stored into the D88 to 91. |


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| 0 | LD | X0008 |  |
| 1 | ASC | ABCDEFGH | D88 |
| 14 | ASC | IJKLMNOP | D92 |
| 27 | END |  |  |

### 7.5 FIFO Instructions

The FIFO instructions perform the write and read of data to and from the FIFO table.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Write | FIFW | $7-54$ |
|  | FIFWP | $7-54$ |
| Read | FIFR | $7-54$ |
|  | FIFRP | $7-54$ |

MEMO
7.5.1 FIFO table write, read (FIFW, FIFWP, FIFR, FIFRP)


Functions
FIFW
(1) Performs the following actions:

1) Stores the data specified at (S) into the data table of FIFO table. The storage position of data is as indicated below.

Data storage position = head address of data table + content of pointer
2) Adds 1 to the content of pointer. (For the pointer, use the device specified at (D).)

(2) To use the FIFW instruction for the first time, clear the pointer specified at (D) before executing the instruction.
(3) To perform the management of the number of data which may be written to multiple FIFO tables, use the user program.

## FIFR

(1) Reads data from the first device after the pointer of FIFO table and stores the data into the of ( S ).
(2) The data of data table is shifted to the front one by one and the preceding data is set to 0 . (i.e. data is lost)
(3) Subtracts 1 from the content of pointer.
(4) If the FIFR instruction is executed when the content of pointer is 0 , operation error occurs.


## Execution Conditions



In the following case, operation error occurs and the error flag turns on.

- (FIFO table head address) + (pointer) value exceeds the corresponding device range when the FIFW(P) instruction is used.
- The FIFR(P) instruction has been executed when the pointer value is 0 .


## FIFW

Program which uses D38 to 47 as a FIFO table and temporarily stores the data of X20 to 2F when XB turns on. When the data exceeds 9, this program turns on Y60 to disable the execution of FIFW instruction.
(The data storage location is as shown below when the pointer value is 5 .)


## - Coding

| 0 | LD> | D38 | K8 |
| ---: | :--- | :--- | :--- |
| 5 | OUT | Y060 |  |
| 6 | LD | X00B |  |
| 7 | ANI | Y060 |  |
| 8 | FIFWP | K4X020 | D38 |
| 15 | END |  |  |



## FIFR

Program which reads data from D38 to 45 of the FIFO table when XB turns on, and outputs the data to the Y30 to 3 F .
(Data is read as shown below when the pointer value is 7 .)


### 7.6 Buffer Memory Access Instructions

Buffer memory access instructions are used to read and write data of buffer memory of special function modules and remote terminal modules (when the A2C, A52G is used).
There are 16 types of buffer memory access instructions as shown below.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| Special function module data read | FROM | 7-59 |
|  | FROMP | 7-59 |
|  | DFRO | 7-59 |
|  | DFROP | 7-59 |
| Special function module data write | TO | 7-61 |
|  | TOP | 7-61 |
|  | DTO | 7-61 |
|  | DTOP | 7-61 |
| Remote terminal data read | FROM, PRC | 7-63 |
|  | FROMP, PRC | 7-63 |
|  | DFRO, PRC | 7-63 |
|  | DFROP, PRC | 7-63 |
| Remote terminal data write | TO, PRC | 7-67 |
|  | TOP, PRC | 7-67 |
|  | DTO, PRC | 7-67 |
|  | DTOP, PRC | 7-67 |

MEMO

## 7. APPLICATION INSTRUCTIONS

MELSEC-A
7.6.1 Special function module 1-, 2-word data read (FROM, FROMP, DFRO, DFROP)

| ApplicableCPU | $\left\|\begin{array}{c} \text { Ans } \\ \text { AnN } \\ \text { AnSH } \end{array}\right\|$ | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | AOJ2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | $\bigcirc$ | 0 | X | O | 0 |
| Remark |  |  |  |  |  |  |  |  |  |  |  |




Functions
FROM
Reads the data of " n 3 " words, which start at the address specified at " n 2 " of buffer memory inside the special function module specified at " $n 1$ ", and stores the data into devices which begin with the device specified at (D).


## DFRO

Reads the data of " $\mathrm{n} 3 \times 2$ " words, which start at the address specified at " n 2 " of buffer memory inside the special function module specified at " n 1 ", and stores the data into devices which begin with the device specified at (D).


## REMARK

- Specify $n 1$ with the upper two digits when the head I/O number of the slot in which a special function module is inserted is expressed in 3 hexadecimal digits.

Example


## Execution Conditions



Operation Errors In the following cases, operation error occurs and the error flag turns on.

- Access cannot be made to the special function module.
- The I/O number specified at " $n 1$ " is not a special function module.
- "n3" points, which begin with the device specified at (D), exceeds the specified device range.


## Program Examples

## FROM

Program which reads the data of one word from the address 10 of buffer memory of A68AD, loaded in I/O numbers 040 to 05 F to D0.

| X000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |

## DFRO

Program which reads the data of two words from the address 10 of buffer memory of A68AD, loaded in I/O numbers 040 to 05 F to D0 and 1.


## POINT

If a FROM instruction is executed for a special function module frequently in a short scan time, the objective special function module may fail to process correctly.
To execute a FROM instruction for a special function module, set the execution intervals meeting the processing and conversion time of that module using the timer and the constant scan function of it.

## 7. APPLICATION INSTRUCTIONS

MELSEC-A
7.6.2 Special function module 1-, 2 -word data write (TO, TOP, DTO, DTOP)

| Applicable CPU | $\begin{gathered} \text { AnS } \\ \text { AnN } \\ \text { AnSH } \end{gathered}$ | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | ${ }^{\text {AOJ2H }}$ | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | x | $\bigcirc$ | $\bigcirc$ |
| Remark |  |  |  |  |  |  |  |  |  |  |  |




## Functions

TO
Writes the data of "n3" points, which begin with the device specified at (S), to the addresses starting at the address specified at " n 2 " of buffer memory inside the special function module specified at " n 1 ".


## DTO

Writes the data of " $\mathrm{n} 3 \times 2$ " points, which begin with the device specified at ( S ), to addresses starting at the address specified at " n 2 " of buffer memory inside the special function module specified at " $n 1$ ".


## REMARK

- At "n1", specify the upper two digits of the head I/O number of slot where the special function module is loaded.
- The number of steps is 11 when 2 -word data is written by the $\mathrm{DTO}(\mathrm{P})$ instruction.

Example


## Execution Conditions

Write command


Operation Errors In the following cases, operation error occurs and the error flag turns on.

- Access cannot be made to the special function module.
- The I/O number specified at " $n 1$ " is not a special function module.
- "n3" points, which begin with the device specified at (D), exceeds the specified device range.

Program Examples
Program which sets three channels to the address 0 of buffer memory of A68AD, loaded in I/O numbers 040 to 05 F when X20 turns on.


## DTO

The following program writes D1 value to A68AD (loaded in I/O numbers 040 to 05F) buffer memory address 0 and D2 value to address 1 when X0 is switched on.


## POINT

If a TO instruction is executed for a special function module frequently in a short scan time, the objective special function module may fail to process correctly.
To execute a TO instruction for a special function module, set the execution intervals meeting the processing and conversion time of that module using the timer and the constant scan function of it.
7.6.3 Remote terminal module 1-and 2-word data read
(FROM, PRC, FROMP, PRC, DFRO, PRC, DFROP, PRC)

| Applicable CPU | $\left\|\begin{array}{c} \text { AnS } \\ \text { AnN } \\ \text { AnSH } \end{array}\right\|$ | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | $\begin{array}{\|c\|} \hline \text { AnU, A2AS } \\ \text { A2USH-S1 } \\ \text { A2USH board } \\ \text { QCPU-A } \\ \text { (A Mode) } \\ \hline \end{array}$ | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | x | X | x | x | x | x | x | x | $\bigcirc$ | x | x |
| Remark |  |  |  |  |  |  |  |  |  |  |  |


|  |  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 잉 } \\ & \text { 등 } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \\ \hline \end{array}$ |  |  |  |  |
|  |  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | I |  |  |  |  |  |
| FROM | n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | 0 |  |  |  | $\begin{gathered} \text { K1 } \\ \text { to } \\ \text { K4 } \\ \\ \text { K1 } \\ \text { Ko } \\ \text { K8 } \end{gathered}$ | 0 |  | 0 |
|  | n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |
| DFRO | (D1) |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | n3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |
| PRC | (D2) |  |  | O | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | (D3) |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| *1: K 1 to K 4 when the $\mathrm{FROM}(\mathrm{P})$ instruction is used. K 1 to K 8 when the DFRO(P) instruction is used. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



Functions
FROM, PRC
(1) Reads data of " n 3 " words which begin with the address specified at " n 2 " of buffer memory in the remote terminal module specified at " n 1 ", and stores the data in the devices starting with the one specified at (D1).


## DERO, PRC

(2) Reads data of "n3×2" words which begin with the address specified at "n2" of buffer memory in the remote terminal module specified at " n 1 ", and stores the data in the devices starting with the one specified at (D1).


## REMARK

The method for specifying " n 1 " for an A2C is different from that for an A52G as mentioned below.

2) A52G: specify "n1" with (head number of remote terminal module) $+(100)$. (Example)
When the head number of remote terminal module is 9 , specify K109 (9+100).
(3) The bit device specified at (D2) is used as a communication complete flag. This device turns ON after execution of the END instruction of the scan during which communication processing with a specified remote terminal module is completed, and turns OFF after execution of the END instruction of the next scan.

(4) Though the data specified at (D3) is dummy data which calls for no processing in the program, specify any output (Y) number at this. Devices specified at (D3) can be freely used in the program.
(5) Data communication is performed according to the data in the communication request registration areas which are registered by executing the $\operatorname{FROM}(\mathrm{P})$ and DFRO(P) instructions, as shown below. Execution of these instructions is completed when data are registered in the communication request registration areas. And then, following instructions are executed.

A2C/A52G


Once registration is completed by execution of an instruction, communication processing is executed to the end even though the condition signal before the FROM $(\mathrm{P}) / \mathrm{DFRO}(\mathrm{P})$ instructions is turned OFF.
(6) The device number specified at (D2) is checked. If the same device number was already specified to execute a processing, registration is not processed after execution of the $\operatorname{FROM}(\mathrm{P}) / \mathrm{DFRO}(\mathrm{P})$ instructions.
(7) After completion of a processing which is executed according to registered data, the bit device specified at (D2) is turned ON and deleted from the communication request registration areas.
(8) The communication request registration areas can hold data for up to 32 requests. If the number of registration data exceeds 32 , operation error occurs and registration processing is not executed.
(9) Status of registration in the communication request registration areas can be confirmed by M9081 and D9081.
M9081: Turns ON when the communication request registration areas are full. Turns OFF when there is a vacant area.
D9081: Stores the number of vacant areas in the communication request registration areas.
M9081 and D9081 can therefore be used as handshake signals for execution of instructions.
(10) If the $\operatorname{FROM}(P) / D F R O(P)$ instructions are executed to a remote terminal module which is communicating with other module, execution of the instructions is again performed to the same remote terminal module immediately after the processing being executed.

## Execution Conditions



## Operation Errors

In the following cases, operation error occurs and the error flag turns ON.

- When the station number specified at ( n 1 ) is not of a remote terminal.
- When "n3" points which start with the device specified at (D1) exceed the specified device range.
- When the device specified at (D1) is not a usable device.


## Program Examples

## FROM , PRC

A program which reads data of 1 word from address 18 of buffer memory of the AD61C (head station number 1) to D10 when X0 is turned ON.


## DFRO , PRC

A program which reads data of 2 words from address 14 of buffer memory of the AD61C (head station number 1) to D10 and D11 when X0 is turned ON.

7.6.4 Remote terminal module 1-and 2-word data write
(TO, PRC, TOP, PRC, DTO, PRC, DTOP, PRC)

| Applicable CPU | AnS AnN AnSH | An | A1FX | $\begin{aligned} & \mathrm{A} 3 \mathrm{H} \\ & \mathrm{~A} 3 \mathrm{M} \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X | X | X | X | X | X | X | X | 0 | X | X |
| Remark |  |  |  |  |  |  |  |  |  |  |  |




## Functions

 TO , PRC(1) Writes data of " n 3 " points, which begin with the device specified at ( S ), to the address starting with the one specified at " n 2 " of buffer memory in the remote terminal module specified at " $n 1$ ".


## DTO, PRC

(2) Writes data of " $\mathrm{n} 3 \times 2$ " points, which begin with the device specified at ( S ), to the address starting with the one specified at " n 2 " of buffer memory in the remote terminal module specified at " n 1 ".


## REMARK

The method for specifying " n 1 " for an A2C is different from that for an A52G as mentioned below.

2) A52G: specify "n1" with (head number of remote terminal module) + (100). (Example)
When the head number of remote terminal module is 9 , specify K109 (9+100).
(3) The bit device specified at (D1) is used as a communication complete flag. This device turns ON after execution of the END instruction of the scan during which communication processing with a specified remote terminal module is completed, and turns OFF after execution of the END instruction of the next scan.

(4) Though the data specified at (D2) is dummy data which calls for no processing in the program, specify any output $(\mathrm{Y})$ number at this.
(5) Data communication is performed according to the data in the communication request registration areas which are registered by executing the $T O(P)$ and DTO(P) instructions, as shown below. Execution of these instructions is completed when data are registered in the communication request registration areas. And then, following instructions are executed.

A2C/A52G


Once registration is completed by execution of an instruction, communication processing is executed to the end even though the condition signal before the TO(P)/DTO(P) instructions is turned OFF.
(6) The device number specified at (D1) is checked. If the same device number was already specified to execute a processing, registration is not processed after execution of the $T O(P) / D T O(P)$ instructions.
(7) After completion of a processing which is executed according to registered data, the bit device specified at (D1) is turned ON and deleted from the communication request registration areas.
(8) The communication request registration areas can hold data for up to 32 requests. If the number of registration data exceeds 32 , operation error occurs and registration processing is not executed.
(9) Status of registration in the communication request registration areas can be confirmed by M9081 and D9081.
M9081: Turns ON when the communication request registration areas are full. Turns OFF when there is a vacant area.
D9081: Stores the number of vacant areas in the communication request registration areas.
M9081 and D9081 can therefore be used as handshake signals at execution of instructions.
(10) If the $T O(P) / D T O(P)$ instructions are executed to a remote terminal module which is communicating with other module, execution of the instructions is again performed to the same remote terminal module immediately after the processing being executed.

## Execution Conditions



Operation Errors In the following cases, operation error occurs and the error flag turns on.

- When the station number specified at " $n 1$ " is not of a remote terminal.
- When " n 3 " points which start with the device specified at ( S ) exceed the specified device range.
- When the device specified at (D1) is not a usable device.
- When the communication request registration areas are full.


## Program Examples

TO, PRC
A program which writes constant K100 to address 3 of buffer memory of the AD61C (head station number 1) when XO is turned ON .



- Coding

| 0 | LD | X000 |  |  |  |
| ---: | :--- | :--- | :--- | :--- | :--- |
| 1 | TO | K1 | K3 | K100 | K1 |
| 10 | PRC | M0 | Y000 |  |  |
| 17 | END |  |  |  |  |

## DTO, PRC

A program which writes content of D1000 to address 5 and content of D1001 to address 6 of buffer memory of the AD61C (head station number 1) when X0 is turned ON.


- Coding

| 0 | LD | X000 |  |  |  |
| ---: | :--- | :--- | :--- | :--- | :--- |
| 1 | DTO | K1 | K5 | D1000 | K1 |
| 10 | PRC | M1 | Y000 |  |  |
| 19 | END |  |  |  |  |

7.6.5 Special module/special block

1-, 2-word data read
(FROM, FROMP, DFRO, DFROP)

| Applicable CPU | AnS AnN AnSH | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS <br> A2USH-S1 <br> A2USH board <br> QCPU-A <br> (A Mode) | AOJ2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X | X | 0 | X | X | X | X | X | X | X | X |
| Remark |  |  |  |  |  |  |  |  |  |  |  |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 㐅} \\ & \stackrel{\oplus}{0} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 릉준 } \\ & \text { © } \end{aligned}$ <br> M9012 | 흔 잏․ <br> (M9010, M9011) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathrm{N} \\ \hline \end{array}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | H | P | 1 |  |  |  |  |  |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | O |  |  |  | * | O |  | O |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |
| (D) |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |
| *: K1 to K4 when the FROM $(\mathrm{P})$ instruction is used. K 1 to K 8 when the DFRO(P) instruction is used. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Function

FROM
Reads the n3 words of data from the buffer memory address specified by n2 in the special module/special block specified by $n 1$ and writes the data to the A1FXCPU beginning with the device number specified by (D).


## DFRO

Reads the ( $2 \times n 3$ ) words of data from the buffer memory address specified by n 2 in the special module/special block specified by $n 1$ and writes the data to the A1FXCPU beginning with the device number specified by (D).


Execution
Conditions

FROM and DFRO instructions are executed every scan while the read instruction is ON.
FROMP and DFROP instructions are executed only once at the rising edge (OFF $\rightarrow$ ON ) of the read instruction.


In the following cases, operation error occurs and the error flag turns on.

- Access to a special module/special block is not possible.
- n 1 designation is other than 0 to 7
- When " n 3 " points which start with the device specified at $(\mathrm{S}$ ) exceed the specified device range.


## REMARK

Set the order number of the special module/special block in question to " n 1 ", counted from the A1FXCPU.


Program Example

## FROM

The program to read 1-word data from K2000 of buffer memory in the second special module/special block from the A1FXCPU and writes the read data to D0 when X 20 is turned ON.


## DFRO

The program to read 2-word data from K2000 of buffer memory in the second special module/special block from the A1FXCPU and writes the read data to D0 and D1 when X20 is turned ON.


## REMARK

During the execution of the FROM/DFRO/TO/DTO instruction, M9119 can control the execution of an interruption program.

- When M9119 is OFF (FROM/TO is given priority)

While the FROM/DFRO/TO/DTO instruction is executed, interrupt is disabled and interruption program is not executed even at the occurrence of an interrupt.
For the interrupt occurred during the execution of the FROM/DFRO/TO/DTO instruction, the interruption program that corresponds to the occurred interrupt is executed after the completion of the FROM/DFRO/TO/DTO instruction.
While M9119 is OFF, the FROM/DFRO/TO/DTO instruction can be used in an interruption program.

- When M9119 is ON (interrupt is given priority)

If an interrupt occurs during the execution of FROM/DFRO/TO/DTO instruction, execution of the FROM/DFRO/TO/DTO instruction is suspended and the interruption program that corresponds to the occurred interrupt is executed.
While M9119 is OFF, the FROM/DFRO/TO/DTO instruction cannot be used in an interruption program.

- Objective interrupt is I 0 to $\mathrm{I} 5, \mathrm{I} 12, \mathrm{I} 13$, and I 29 to I 31 .

MEMO
7.6.6 Special module/special block

1-, 2-word data write
(TO, TOP, DTO, DTOP)
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & \\ \begin{array}{c}\text { Applicable } \\ \text { CPU }\end{array} & \begin{array}{c}\text { AnS } \\ \text { AnN } \\ \text { AnSH }\end{array} & \text { An } & \text { A1FX } & \begin{array}{c}\text { A3H } \\ \text { A3M }\end{array} & \text { A3V } & \text { AnA A2AS } \\ \text { A2USH-S1 } \\ \text { A2USH board } \\ \text { QCPU-A } \\ \text { (A Mode) }\end{array}\right)$

|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 㐅} \\ & \stackrel{\text { O}}{\underline{C}} \end{aligned}$ | $\begin{aligned} & \text { 른 } \\ & \text { ©゙ } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 흔 윤 } \\ & \text { 훈 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathbf{N} \end{array}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | v | K | H | P | I |  |  |  | M9012 | (M9010, M9011) |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | 0 |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | 0 |  |  |  |  |  |  |  |
| (S) |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |
| n3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | 0 |  |  |  |  |  |  |  |
| *: K1 to K 4 when the TO(P) instruction is used. K1 to K8 when the DTO(P) instruction is used. The constant setting range of $(\mathrm{S})$ is H 0 to FFFF and $\mathrm{k}-32765$ to 32767. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Function

## TO

Writes the n3-point data from the device number specified by (S) to the buffer memory addresses beginning with the address specified by n2 in the special module/special block specified by n 1 .
Device specified at (S)

## DTO

Writes the data of $(2 n \times 3)$ points, which begin with the device specified at $(S)$, to addresses starting at the address specified at "n2" of buffer memory inside the special module/special block specified at "n1".


Execution
Conditions

TO and DTO instructions are executed every scan while the write instruction is ON. TOP and DTOP instructions are executed only once at the rising edge (OFF $\rightarrow \mathrm{ON}$ ) of the write instruction.


In the following cases, operation error occurs and the error flag turns on.

- Access to a special module/special block is not possible.
- n 1 designation is other than 0 to 7
- When "n3" points which start with the device specified at (S) exceed the specified device range.


## REMARK

Set the order number of the special module/special block in question to " n 1 ", counted from the A1FXCPU.


## Program Examples

## TO

The program to write 4603 H to K0 of buffer memory in the second special module/special block from the A1FXCPU when X20 is turned ON.


## DTO

The program to write 2-point data beginning with D0 to K0 of buffer memory in the second special module/special block from the A1FXCPU when X20 is turned ON.

$0 \left\lvert\,$| X020 |
| :--- | :--- | :--- | :--- | :--- | :--- |\(+\left[\begin{array}{lllll}\mathrm{D} T O \& \mathrm{H} \& \mathrm{K} \& \& \mathrm{K} <br>

0001 \& 0 \& D0 \& 1 \& ]\end{array}\right]\right.\)

## REMARK

During the execution of the FROM/DFRO/TO/DTO instruction, M9119 can control the execution of an interruption program.

- When M9119 is OFF (FROM/TO is given priority)

While the FROM/DFRO/TO/DTO instruction is executed, interrupt is disabled and interruption program is not executed even at the occurrence of an interrupt.
For the interrupt occurred during the execution of the FROM/DFRO/TO/DTO instruction, the interruption program that corresponds to the occurred interrupt is executed after the completion of the FROM/DFRO/TO/DTO instruction.
While M9119 is OFF, the FROM/DFRO/TO/DTO instruction can be used in an interruption program.

- When M9119 is ON (interrupt is given priority)

If an interrupt occurs during the execution of FROM/DFRO/TO/DTO instruction, execution of the FROM/DFRO/TO/DTO instruction is suspended and the interruption program that corresponds to the occurred interrupt is executed.
While M9119 is OFF, the FROM/DFRO/TO/DTO instruction cannot be used in an interruption program.

- Objective interrupt is I 0 to $\mathrm{I} 5, \mathrm{I} 12$, I 13 , and I 29 to I 31 .

MEMO

### 7.7 FOR to NEXT Instructions

### 7.7.1 FOR to NEXT (FOR, NEXT)



## Functions

(1) When the processing of FOR to NEXT instructions is executed "n" times unconditionally, performs the processing of the next step to the NEXT Instruction.
(2) At " n ", 1 to 32767 can be specified. When -32767 to 0 has been specified, the same processing an $\mathrm{n}=1$ is performed. (positive integers)
(3) When it is not desired to execute the processing of FOR to NEXT instructions, cause a jump by use of the CJ or SCJ instruction
(4) Up to five levels of the nesting of FOR is allowed.


## Operation Errors

## Program Example

In the following cases, operation occurs and the PC stops its operation.

- After the execution of FOR instruction, the END (FEND) instruction has been executed before the NEXT instruction is executed.
- The NEXT instruction has been executed before the FOR instruction is executed.
- The number of the FOR instructions is different from that of the NEXT instructions.
- The JMP instruction is executed in the FOR to NEXT processing to exit from the FOR to NEXT processing.
- There is a STOP instruction in the FOR to NEXT processing.


## FOR, NEXT

(1) Program which executes the FOR to NEXT instructions when X8 is off and does not execute the FOR to NEXT instructions when X8 is on.


MEMO

### 7.8 Local, Remote I/O Station Access Instructions

Local, remote I/O station access instructions are used to transfer data in a data link system.
Four instructions are provided as shown below.
The local and remote I/O station access instructions can be used in the sequence program of the master station only.

| Classification |  | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: |
| Local <br> station | Read | LRDP | $7-80$ |
|  | Write | LWTP | $7-80$ |
| Remote I/O <br> station | Read | RFRP | $7-86$ |
|  | Write | RTOP | $7-86$ |

## CAUTION

Local, remote I/O station access instructions (LRDP, LWTP, RFRP, RTQP) can be used on MELSECNET(II) and MELSECNET/B.
They cannot be used on the MELSECNET/10.

### 7.8.1 Local station data read, write (LRDP, LWTP)



|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | w | R | A0 | A1 | Z | v | K | H | P | 1 | N |  |  | M9012 | (M9010, M9011) |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |
| (S) |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (D) |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | O |  |  |  |  |  |  |  |



Functions

## LRDP

(1) Stores data of "n2" points, which begin with the device specified at (S) of the local station specified at " n 1 ", to the devices starting with the one specified at (D) of the master station.

(2) When the LRDP instruction is being executed, M9200 of the master station turns ON. When the execution is completed, M9201 of the master station turns ON.
Since M9200 and M9201 remain ON after the completion of execution, turn them off by the sequence program.
(3) It is impossible to execute 2 or more LRDP instructions simultaneously or to execute the LRDP instruction and the LWTP instruction simultaneously to one local station.

## POINT

Provide interlock using M9200, M9201, M9202 and M9203 so that the LRDP instruction and/or the LWTP instruction may not be executed during the data read from local stations by the LRDP instruction.

```
Read
```


(4) Values of D9200 of the master station indicate the execution result of the LRDP instruction as mentioned below.

| D9200 value | Execution result |
| :---: | :--- |
| 0 | Normally completed. |
| 2 | Device setting error (Operation error) <br> - Devices specified at (S) or (D) exceed the device range of the master or local <br> stations. <br> - n1 value is other than 1 to 64 <br> - n2 value is other than 1 to 32. |
| 3 | Specified local station is not provided with data link. |
| 4 | Specified station number is not of the local station. (Operation error) |

(5) If the LRDP instruction is executed with a local station, operation error occurs.

## Execution Conditions



Operation Errors In the following cases, operation error occurs and the error flag turns ON.

- The station number specified at " n 1 " is not of a local station.
- "n2" points starting at ( S ) exceed the specified device range.
- Specification of "n2" is other than 1 to 32 .


## POINT

If the CPU to execute the LRDP instruction is not for data link operation or if the mode switch of the link card is set offline, no operation error occurs and only M9200 (LRDP instruction acceptance flag) is turned on. Processing of the LRDP instruction is not performed.

MELSEC-A

## Program Examples

## LRDP

A program to store data of D3 to D8 of the 3rd local station in D99 to D104 of the master station when X 3 is ON .


*1: The contact which corresponds to M1 shown in the program example should be converted into a pulse. If a pulse is not used, following execution of the LRDP instruction will be disabled.
*2: The contact which corresponds to M0 shown in the program example should be turned ON by the SET instruction. If the OUT or PLS instruction is used, the LRDP instruction may often be executed incorrectly.

## LWTP

(1) Stores the data of "n2" points, which begin with the device specified at (S) of master station, to devices, which begin with the device specified at (D), of local station specified at "n1".

(2) When the LWTP instruction is being executed, M9202 of the master station turns ON. When the execution is completed, M9203 of the master station turns ON.
Since M9202 and M9203 remain ON after the completion of execution, turn them OFF by the sequence program.
(3) It is impossible to execute 2 or more LWTP instructions simultaneously or to execute the LRDP instruction and the LWTP instruction simultaneously to one local station.

## POINT

Provide interlock using M9200, M9201, M9202, and M9203 so that the LRDP instruction and/or the LWTP instruction may not be executed during the data read from local stations by the LWTP instruction.

## Write

command M9200 M9201 M9202 M9203 $\quad\left[\begin{array}{lllllll}\text { K } & & & \\ 3\end{array}\right.$
(4) Values of D9201 of the master station indicate the execution result of the LWTP instruction as mentioned below.

| D9200 value | Execution result |
| :---: | :--- |
| 0 | Completed correctly |
| 2 | Device setting error (Operation error) <br> • Devices specified at (S) or (D) exceed the device range of the master or local <br> stations. <br> • n1 value is other than 1 to 64. <br> - n2 value is other than 1 to 32. |
| 3 | Specified local station is not connected in the data link. |
| 4 | Specified station number is not of the local station. (Operation error) |

(5) If the LWTP instruction is executed with a local station, operation error occurs.

## Execution Conditions



Operation Errors
In the following cases, operation error occurs and the error flag turns on.

- The station number specified at " n 1 " is not a local station.
- "n2" points starting at (D) exceed the specified device range.
- Specification of "n2" is other than 1 to 32.


## POINT

If an LWTP instruction is executed by a CPU which is not for data link, or when the mode select switch for the link card is set for OFFLINE, no operation error occurs and M9202 (LWTP instruction enable flag) is set without the LWTP instruction processing.

## 7. APPLICATION INSTRUCTIONS

MELSEC-A

## Program Examples <br> LWTP <br> A program to store data of D99 to D104 of the master station in D3 to D8 of the 3rd local station when X 3 is ON . <br> 

| • Coding |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | LD | X003 |  |  |
| 1 | PLS | M1 |  |  |
| 4 | LD | M1 |  |  |
| 5 | SET | M0 |  |  |
| 6 | LD | M0 |  |  |
| 7 | MPS |  |  |  |
| 8 | ANI | M9202 |  |  |
| 9 | ANI | M9203 |  |  |
| 10 | ANI | M9200 |  |  |
| 11 | ANI | M9201 |  |  |
| 12 | LWTP | K3 | D3 |  |
| 23 | MPP |  |  |  |
| 24 | AND | M9203 |  |  |
| 25 | RST | M0 |  |  |
| 26 | RST | M9202 |  |  |
| 29 | RST | M9203 |  |  |
| 32 | END |  |  |  |


*1: The contact which corresponds to M1 shown in the program example should be converted into a pulse. If a pulse is not used, following execution of the LWTP instruction will be disabled.
*2: The contact which corresponds to M0 shown in the program example should be turned ON by the SET instruction. If the OUT or PLS instruction is used, the LWTP instruction may often be executed incorrectly.

### 7.8.2 Remote I/O station data read, Write (RFRP, RTOP)

| Applicable CPU | $\begin{gathered} \mathrm{AnS} \\ \mathrm{AnN} \\ \mathrm{AnSH} \end{gathered}$ | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | X | 0 | 0 | 0 | 0 | 0 | 0 |
| Remark |  |  |  |  |  |  |  |  |  |  |  |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\times}{\text { ¢ }}$ | $\begin{aligned} & \text { 는 } \\ & \text { © } \\ & \text { 心 } \end{aligned}$ | $\begin{aligned} & \text { 흔 운 } \\ & \text { 훈 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> $\mathbf{N}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | I |  |  |  | M9012 | (M9010, M9011) |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | O |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | O |  |  |  |  |  |  |  |
| (S) |  |  |  |  |  |  |  |  |  |  | O |  |  |  |  |  |  |  |  |  |  |  | O |  | O |
| (D) |  |  |  |  |  |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | O |  |  |  |  |  |  |  |



## REMARK

- ( n 1 ) is specified by the head I/O number of special function module when viewed from the master station.

Example)
Remote I/O station No. 2 is assigned by parameters to X100 to X17F and Y140 to Y190.


## RFRP

(1) Stores data of " n 3 " points from the address specified at " n 2 " of buffer memory in the special function module specified at " n 1 " (the I/O number in the remote I/O station assigned by the master station) in the link registers starting with the one specified at (D) of the master station.
(2) The link registers (W) to be specified at (D) should be specified in the range of parameter assignment from the remote I/O station to the master station. For parameter setting, refer to POINT below.
(3) $\mathrm{Y}(\mathrm{n} 1+\mathrm{E})$ is ON during execution of the RFRP instruction. $\mathrm{X}(\mathrm{n} 1+1 \mathrm{E})$ turns ON at completion of the execution. Since $\mathrm{Y}(\mathrm{n} 1+\mathrm{E})$ remains ON after completion of the RFRP instruction execution, turn it OFF by the sequence program.
(4) When the RFRP instruction cannot be executed due to error of specified special function module, $\mathrm{X}(\mathrm{n} 1+1 \mathrm{D})$ turns ON . If this is the case, check the specified special function module. If $\mathrm{Y}(\mathrm{n} 1+\mathrm{D})$ is turned $\mathrm{ON}, \mathrm{X}(\mathrm{n} 1+1 \mathrm{D})$ turns OFF.

## POINT

Provide interlock using $\mathrm{X}(\mathrm{n} 1+1 \mathrm{E}), \mathrm{X}(\mathrm{n} 1+1 \mathrm{~F}), \mathrm{Y}(\mathrm{n} 1+\mathrm{E})$, and $\mathrm{Y}(\mathrm{n} 1+\mathrm{F})$ so that other RFRP/RTOP instructions may not be executed during data read from remote I/O stations by the RFRP instruction.


## Execution Conditions



In the following cases, operation error occurs and the error flag turns on.

- The specified station is not a remote station.
- The head I/O number specified at " n 1 " is not a special function module.
- The number of points, n3, exceeds the link register range (W0 to 3FF).


## Program Examples



A program to read data of 10 points starting with address 10 of the A68AD which is loaded in the slot for the remote station of which I/O numbers are 140 to 15 F to W 52 to 61 when X 3 is ON .

- Coding
LD X003

1 PLS M1
4 LD M1
5 SET M0
6 LD M0

7 MPS
8 ANI Y14E
9 ANI X15E

10 ANI |  | Y14F |  |
| :--- | :--- | :--- |
| 11 | ANI | X15F |

11 ANI X15F
12 RFRP H0140 K10 W052 K10
23 MPP

24 AND X15E
25 RST M0
26 RST Y14E
27 END
*1: The contact which corresponds to M1 shown in the program example should be converted into a pulse. If a pulse is not used, following execution of the RFRP instruction will be disabled.
*2: The contact which corresponds to M0 shown in the program example should be turned ON by the SET instruction. If the OUT or PLS instruction is used, the RFRP instruction may often be executed incorrectly. .


## CAUTION

Provide interlock using the special registers mentioned below so that the RTOP instruction may be executed when the data link with remote I/O stations is normal and parameter communication is not being performed.

Remote I/O station normal/error judgment: D9228 to D9231
Parameter communication execution/non-execution judgment: D9224 to D9227

## Functions

## RTOP

(1) Writes data of "n3" points of the link registers ( $\mathrm{W}=-\mathrm{l}$ ) starting with the one specified at ( S ) to addresses starting with the one specified at " n 2 " of buffer memory in the special function module of which I/O number is specified at " $n 1$ " (the I/O number in the remote I/O station assigned by the master station).
(2) The link registers (W) to be specified at ( S ) should be specified in the range of parameter assignment from the master station to the remote I/O station. For parameter setting, refer to POINT below.
(3) It is not allowed to use two or more RTOP instructions or to use the RTOP and RFRP instructions simultaneously with a special function module which has the same I/O number.

## POINT

Provide interlock using $X(n 1+1 E), X(n 1+1 F), Y(n 1+E)$, and $Y(n 1+F)$ so that other RTOP instructions may not be executed during data write to remote I/O stations by the RTOP instruction.

(4) $\mathrm{Y}(\mathrm{n} 1+\mathrm{F})$ is ON during execution of the RTOP instruction. $\mathrm{X}(\mathrm{n} 1+1 \mathrm{~F})$ turns ON at completion of the execution. Since $\mathrm{Y}(\mathrm{n} 1+\mathrm{F})$ remains ON after completion of the RTOP instruction execution, turn it OFF by the sequence program.
(5) When the RTOP instruction cannot be executed due to error of specified special function module, $\mathrm{X}(\mathrm{n} 1+1 \mathrm{D})$ turns ON . If this is the case, check the specified special function module. If $\mathrm{Y}(\mathrm{n} 1+\mathrm{D})$ is turned $\mathrm{ON}, \mathrm{X}(\mathrm{n} 1+1 \mathrm{D})$ turns OFF.

## Execution Conditions



Operation Errors In the following cases, operation error occurs and the error flag turns on.

- The specified station is not a remote station.
- The head I/O number specified at " $n 1$ " is not a special function module.
- The number of points, n3, exceeds the link register range (W0 to 3FF).


## Program Examples

## RTOP

A program to write data in W52 to 61 to addresses of 10 points starting with address 10 in the A68AD which is loaded in the slot for the remote station of which I/O numbers are 140 to 15 F when X 3 is ON .

*1: The contact which corresponds to M1 shown in the program example should be converted into a pulse. If a pulse is not used, following execution of the RTOP instruction will be disabled.
*2: The contact which corresponds to M0 shown in the program example should be turned ON by the SET instruction. If the OUT or PLS instruction is used, the RTOP instruction may often be executed incorrectly.

| $\bullet$ - Coding |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X003 |  |  |
| 1 | PLS | M1 |  |  |
| 4 | LD | M1 |  |  |
| 5 | SET | M0 |  |  |
| 6 | LD | M0 |  |  |
| 7 | MPS |  |  |  |
| 8 | ANI | Y14F |  |  |
| 9 | ANI | X15F |  |  |
| 10 | ANI | Y14E |  |  |
| 11 | ANI | X15E |  |  |
| 12 | RTOP | H0140 | K10 |  |
| 23 | MPP |  |  |  |
| 24 | AND | X15F |  |  |
| 25 | RST | M0 |  |  |
| 26 | RST | Y14F |  |  |
| 27 | END |  |  |  |



## CAUTION

Provide interlock using the special registers mentioned below so that the RTOP instruction may be executed when the data link with remote I/O stations is normal and parameter communication is not being performed.

Remote I/O station normal/error judgment: D9228 to D9231
Parameter communication execution/non-execution judgment: D9224 to D9227
For details, refer to the MELSECNET (II) Data Link System Reference Manual.

## POINT

The area equal to the number of special function modules, which are loaded to corresponding remote I/O station, starting with the head device number of the master to remote I/O station link registers set with link parameters is used by PC CPU OS. Therefore, this area cannot be used as data storage registers.

## Example

Link parameter setting
Link register (W:-1): Master to remote I/O station No. 2
W050 to W09F

( $\left\{\begin{array}{c}\text { wo50 } \\ \text { wo51 } \\ \vdots \\ \vdots \\ \vdots \\ \vdots \\ \vdots \\ \vdots \\ \vdots \\ \vdots \\ \text { wogF } \\ \vdots\end{array} \tau\left\{\begin{array}{l}\text { W050 and W051 (2 points) } \\ \text { are used by the OS of the } \\ \text { PC CPU. } \\ \\ \\ \\ \text { From W052 to W09F can } \\ \text { be used for data storage. }\end{array}\right.\right.$

The PC CPU uses these areas when the RFRP instruction only is used. So, be sure to set the range of master to remote $\mathrm{I} / \mathrm{O}$ station link registers ( $\mathrm{W} \cdot \mathrm{Z}$ ).


### 7.9 Display Instructions

(1) Display instructions are used to output ASCII codes to the output modules, to display data on the LED display on the front panel of the CPU module and to reset the annunciator.
(2) The display instructions are available in the following seven types.

| Classification | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: |
| ASCII code output | PR | $7-94$ |
|  | PRC | $7-94$ |
|  | LED | $7-100$ |
|  | LEDC | $7-100$ |
|  | LEDA | $7-103$ |
|  | LEDB | $7-103$ |
|  | Display reset | LEDR |

## POINT

The LEDA and LEDB instructions cannot be used with the A3A, A3U and A4U. (Their use is changed to the start command for dedicated instructions.) To perform processings equivalent to the LEDA and LEDB instructions with the A3A, A3U and A4U, edit character string data using dedicated instructions provided for the AnA, AnU before using the LED instruction.
(3) The priority of display at the LED indicator is as indicated below.

Priority: High 1) Display due to self-diagnostic error

2) Display due to CHK.
3) Display of annunciator (F) number
4) Display due to LED, LEDC, LEDA, or LEDB
5) BATTERY ERROR

The above priority can be changed on the A3A, A3U and A4U.
For details, refer to the A2A(S1)/A3ACPU User's Manual or the A2U (S1)/A3U/ A4UCPU User's Manual.
(4) When there is a display at the LED indicator due to 1 to 3 , the execution of display instruction does not change the display. When there is a display at the LED indicator due to 5 , the execution of display instruction provides the display of that display instruction.
(5) When the display instruction is executed, the display is as shown below.

(6) The following items can be displayed by the display instructions on the LED display on the front panel of the CPU module.
$\begin{array}{ll}\text { - Numeral: } & 0 \text { to } 9 \\ \text { - Alphabet: } & \text { A to } Z \text { (Capitals) } \\ \text { - Special Symbol: } & <,>,={ }^{*}, /,{ }^{\prime},+,-\end{array}$

### 7.9.1 ASCII code print instructions (PR, PRC)

| Applicable CPU | AnS AnN AnSH | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | $\Delta^{*}$ | 0 | 0 | $\Delta^{*}$ | 0 | 0 | 0 | X | 0 | 0 |
| Remark | * With a PR instruction, only output of 16 characters in the ASCII code is possible. |  |  |  |  |  |  |  |  |  |  |



## Functions

## PR

The PR instruction has the following two functions.

- Outputs an ASCII code of 16 characters stored in units of eight points beginning with the device specified at (S), to the output module specified at (D).
- Outputs an ASCII code from the device specified at $(\mathrm{S})$ to 00 H code to the output module specified at (D).

Note that the second function cannot be used with the An and A3V. These functions can be switched by ON/OFF setting of M9049.

|  | An, A3V | CPUs other than An and A3V |  |
| :--- | :---: | :---: | :---: |
|  |  | M9049 ON | M9049 OFF |
| Output of 16 characters | O | O | X |
| Output to 00 H code | X | X | O |

## MELSEC-A

(1) ASCII code output of 16 characters

1) The number of points used for the output module is 10 points which start at the $Y$ number specified at (D).

2) The output signal from the output module is sent at 30 ms per character. Therefore, $480 \mathrm{~ms}(=16 \times 30 \mathrm{~ms})$ is required until 16 characters are sent. However, since the control during sending is performed by the interrupt processing at intervals of 10 ms , the sequence processing is performed continuously.
10 points beginning with the $Y$ number specified in $D$ are provided to the output unit during sequence processing, irrespective of I/O refresh after END.
3) In addition to the ASCII code, a strobe signal ( $10 \mathrm{msec} \mathrm{ON}, 20 \mathrm{msec}$ OFF) is also output from the device specified at (D) +8 .
4) Until the execution of sending the ASCII code of 16 characters after execution of the PR instruction, the PR instruction execution flag (device $(\mathrm{D})+9$ ) is ON .
5) Multiple PR and PRC instructions can be used. In such a case, however, provide interlock by use of the PR instruction execution flag (contact of device (D)+9) so that the instructions may not turn on the same time.
(2) ASCII code output up to 00 H code (Unusable with the An and A3V.)
6) The number of points used for the output module is 10 points which start at the $Y$ number specified at (D).

7) 480 ms is required to transmit 16 codes as each code is transmitted 30 ms by the output module $(16 \times 30 \mathrm{~ms}=480 \mathrm{~ms})$. The PR instruction performs processings during 10 ms interrupts in order of data output, strobe signal on, strobe signal off. Any other instruction is executed between the processings.
8) In addition to the ASCII code, a strobe signal ( $10 \mathrm{msec} \mathrm{ON}, 20 \mathrm{msec} \mathrm{OFF}$ ) is also output from the device specified at (D) +8 .
9) Until the execution of sending the ASCII code of 16 characters after execution of the PR instruction, the PR instruction execution flag (device (D) $+9)$ is ON .
10) Multiple PR and PRC instructions can be used. In such a case, however, provide interlock by use of the PR instruction execution flag (contact of device $(D)+9)$ so that the instructions may not turn ON at the same time.
11) If contents of the device which stores ASCII codes are changed while ASCII codes are output, the changed data are output.
12) If code 00 H is not found in the specified device, operation error occurs.

## PRC

(1) Outputs the comment (ASCII code) of the device specified at (S) to the output module specified at (D). The number of points used for the output module is eight points which start at the Y number specified at (D).

(2) 480 ms is required to transmit 16 codes as each code is transmitted 30 ms by the output module ( $16 \times 30 \mathrm{~ms}=480 \mathrm{~ms}$ ). The PRC instruction performs processings during 10 ms interrupts in order of data output, strobe signal on, strobe signal off. Any other instruction is executed between the processings.
(3) In addition to the ASCII code, a strobe signal ( 10 msec ON, 20 msec OFF) is also output from the device specified at (D) +8 .
(4) Until the execution of sending the ASCII code of 16 characters after execution of the PRC instruction, the PRC instruction execution flag (device (D) +9) is ON.
(5) Multiple PR and PRC instructions can be used. In such a case, however, provide interlock by use of the PRC instruction execution flag (contact of device $(\mathrm{D})+9)$ so that the instructions may not turn ON at the same time.

## Execution conditions



Program Examples

## PR

Program which converts "ABCDEFGHIJKLMNOP" into an ASCII code and stores the code into the D0 to 7 when X0 turns on, and outputs the ASCII code of D0 to 7 into the Y 14 to 1D when X 1 turns on.


## PRC

Program which turns on Y35, and at the same time, outputs the comment of Y35 to the Y 60 to 69 when X 0 turns on.


- Coding

| 0 | LD | X000 |  |
| ---: | :--- | ---: | :--- |
| 1 | SET | Y035 |  |
| 2 | PRC | Y035 | Y060 |
| 9 | LD | X003 |  |
| 10 | RST | Y035 |  |
| 11 | END |  |  |




## 7. APPLICATION INSTRUCTIONS

MELSEC-A
7.9.2 ASCII code comment display instructions (LED, LEDC)

| Applicable CPU | AnS AnN AnSH | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | AOJ2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{* 1}$ | $\Delta^{* 2}$ | X | 0 | 0 | $\Delta^{* 3}$ | $\Delta^{*} 4$ | X | X | O | 0 |
| Remark | *1: A3N only. *2: A3 only. |  | *3: A3A only. <br> *4: A3U and A4U only. |  |  |  |  |  |  |  |  |


$\square$ Indicates the instruction symbol.

| LED, LEDC |  |  |
| :--- | :--- | :--- |
| Setting data |  |  |
| (S) | LED | Head number of device which <br> stores displayed data |
|  | LEDC | Device number of which com- <br> ment will be displayed |

Functions

LED
(1) Displays the ASCII data (16 characters) stored at eight points, which begin with the device specified at ( S ), at the LED indicator on the front face of CPU.

(2) When the ASCII data is not stored at the eight points which begin with the device specified at (S).

1) T, C, D, W: Blank
2) R: What will be displayed is unknown.
(Blank when the file register ( R ) has been cleared.)
(3) For ASCII characters which can be displayed, refer to (3) in the section of the LEDC instruction.
(4) For the conversion of alphanumeric characters into ASCII data in a sequence program, use the ASC instruction.

## LEDC

(1) Displays the comment ( 15 characters) of device specified at ( S ) at the LED indicator on the front of CPU.
(2) When the device specified at ( $S$ ) is not annotated with a comment or when it is specified outside the comment range, the LEDC instruction results as follows.

| Specification of (S) |  | Operation of LED |
| :---: | :---: | :--- |
| Inside comment <br> range <br> specification | with comment | Comment of device is displayed at LED <br> indicator |
|  | Without comment | Display of LED indicator is cleared. |
| Outside comment range specification |  | No Processing (Display of LED indicator <br> does not change.) |

(3) If the comment contains characters which cannot be displayed on the LED indicator, display cannot be done correctly. Characters which can be displayed are as follows.

- Numerals :Oto9
- Alphabets :A to Z (capitals)
- Special symbols :<, >, =, *, /, ', +, -


## Execution Conditions

## LED

Program which converts "ABCDEFGHIJKLMNOP" into ASCII code and stores it to the D88 to 95 when X8 turns on, and displays the ASCII data of D88 to 95 at the LED indicator on the front face of CPU when X16 turns on.


## LEDC

Program which displays the comment of D0 to D15 at intervals of 30 seconds.


MEMO

## 7. APPLICATION INSTRUCTIONS

MELSEC-A

### 7.9.3 Character display instructions (LEDA, LEDB)

| Applicable CPU | AnS <br> AnN <br> AnSH | An | A1FX | A3H <br> A3M | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{*}$ | $\Delta^{* 2}$ | X | 0 | 0 | X | X | X | X | O | O |
| Remark | *1: A3N only. *2: A3 only. |  |  |  |  |  |  |  |  |  |  |

The LEDA/LEDB instructions are used as the starting command for the dedicated instructions for the AnA, A2AS, AnSH, AnU, QCPU-A (A Mode) and A2USH board. For details, refer to the AnSHCPU/AnACPU/AnUCPU Programming Manual (Dedicated Instructions).

| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { × } \\ & \stackrel{\text { © }}{6} \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 | N |  |  | M9012 | (M9010, M9011) |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Functions

(1) Displays the ASCII characters spexified by LEDA and LEDB at the LED indicator on the CPU front.
(2) The displays of LEDA and LEDB are as shown below.

LED indicator at CPU front (16 characters)

(3) The following items can be displayed by the display instructions on the LED display on the front panel of the CPU module.

- Numeral : 0 to 9
- Alphabet : A to Z (Capitals)
- Special symbol: <, >, =,*, /, ', +, -


## Execution Conditions



## 7. APPLICATION INSTRUCTIONS

MELSEC-A

## Program Examples <br> LEDA, LEDB

Program which displays "ABCDEFGHIJKLMNOP" at the LED indicator on the CPU front when XC turns on.


## REMARKS

The second eight of the 16 characters displayed by the LED instruction will disappear if the first eight are rewritten by the LEDA instruction.
The first eight characters will disappear if the second eight are rewritten by the LED instruction.

### 7.9.4 Annunciator reset instruction (LEDR)



In the case of the CPU modules which have an LED indicator on its front side, pressing the "INDICATOR RESET" switch executes the processing same as that called by the LEDR instruction.

| Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 릉준 } \\ & \text { © } \end{aligned}$ | $\begin{aligned} & \text { 흘 윤 } \\ & \text { 훈 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> $\mathbf{N}$ |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | 1 |  |  |  | M9012 | (M9010, M9011) |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |



Reses of the CPU annunciator display and the self-diagnosis error display.

- When there is a self-diagnosis error though the CPU can continue the operation. Reset the "ERROR" LED or error display on the front of the CPU when the selfdiagnosis error is displayed.
The contents in M9008 and D9008 are not reset, so they should be reset by using the user's program.
At this time, the annunciator is not reset.
- When the annunciator is ON


## Functions

CPU modules which do not have an LED indicator on the front panel
Performs the following actions:
(1) Flickers and then turns off the "ERROR" LED.
(2) Resets the annunciator (F) stored in D9009.
(3) Resets D9009 and 9125 and shifts the F numbers of D9126 to 9131 to be processed.
(4) Transfers the F number, which has been newly stored in D9125, to D9009.
(5) Reduces -1 from the data of D9124. However, when D9124 is 0, the data remains 0.


CPU modules which have an LED indicator on the front panel
Performs the following actions:
(1) Resets the F number displayed at the CPU front.
(2) Resets the annunciator ( $F$ ) stored in D9009.
(3) Resets D9009 and 9125 and shifts the F numbers of D9126 to 9132 to be processed.
(4) Transfers the F number, which has been newly stored in D9125, to D9009.
(5) Reduces -1 from the data of D9124. However, when D9124 is 0 , the data remains 0 .
(6) Displays the F number stored in D9009 at the LED indicator. (When D9124 is 0 , the F number is not displayed.)


## Execution Conditions



## POINT

The LEDR instruction is used as the end command for the extended application instructions for the $A n A(-F)$ and AnU. For details, refer to the AnSHCPU/AnACPU/AnUCPU Programming Manual (Dedicated Instructions).

### 7.10 Other Instructions

Instructions which perform operations such as the reset of WDT, the failure check, and the set and reset of carry flag.

| Classification |  | Instruction Symbol | Ref. Page |
| :---: | :---: | :---: | :---: |
| WDT reset |  | WDT | $7-109$ |
| Failure check |  | CHK | $7-111$ |
| Status latch | Set | SLT | $7-117$ |
|  | Reset | SLTR | $7-117$ |
| Sampling trace | Set | STRA | $7-119$ |
|  | Reset | STRAR | $7-119$ |
| Carry | Set | STC | $7-121$ |
|  | Reset | CLC | $7-121$ |
| Timing clock |  | DUTY | $7-123$ |

### 7.10.1 WDT reset (WDT, WDTP)



## Functions

(1) Resets the watch dog timer in a sequence program.
(2) Used when the period of time from step 0 to END (FEND) in the sequence program exceeds the set value of watch dog timer depending on conditions. If the scan time exceeds the set value of watch dog timer at every scan, change the set value of watch dog timer by the parameter setting of peripheral equipment (A6GPP, A6PHP, A6HGP, A7PU).
(3) Set the set value of the watch dog timer so that "t1" from step 0 to WDT instruction and "t2" from the WDT to END (FEND) instruction do not exceed the set value. (See the diagram below.)

(4) The WDT instruction can be used two or more times during one scan. However, care should be exercised because, if error occurs, the outputs cannot be turned off immediately.
(5) Values of scan time stored in special registers D9017 to D9019 and D9021 are not cleared though the WDT or WDTP instruction is executed. Values of special registers may therefore become larger than the WDT values set with parameters (the A3H, A3M and AnA, A2AS and AnU use fixed WDT values).

## Execution Conditions



## Program Example

WDT
Program used when the setting of watch dog timer is 200 ms and the period of time from 0 to END (FEDN) instruction is 300 ms depending on the execution conditions of program.


### 7.10.2 Specific format failure check (CHK)

| Applicable CPU | AnS AnN AnSH | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{*}$ | O | X | 0 | O | 0 | O | $\Delta^{*}$ | O | $\Delta^{*}$ | $\Delta^{*}$ |
| Remark | * Valid only when the input/output control method is direct method. |  |  |  |  |  |  |  |  |  |  |

The CHK instruction varies in function with I/O control mode as shown below.

| CPU | I/O control mode |  |
| :---: | :---: | :---: |
|  | Direct mode | Refresh mode <br> (when either or both of input and <br> output are in refresh mode) |
| An | Failure check |  |
| AnN, AnS, AnSH, <br> A1FX, AOJ2H, <br> A73, A3N board | Failure check | Bit device output reverse |
| A3H, A3M | Failure check | Failure check |
| A3V, AnA, A2C, <br> A52G, AnU, A2AS, <br> QCPU-A (A Mode), <br> A2USH board |  | Failure check |

For bit device output reverse, refer to Section 5.3.4.
With the AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board failure check which allows format specification can be performed using dedicated instructions. For details, refer to the AnSHCPU/AnACPU/AnUCPU Programming Manual (Dedicated Instructions).



## Functions

(1) The CHK instruction is used for error check of a circuit which is to detect abnormality in reciprocating movements provided with sensors on both stroke ends as shown below. If an error is detected, (D1) is turned ON, and the error code is stored in (D2).
Contact commands before the CHK instruction are not to control execution of the CHK instruction but to set check conditions.

## POINTS

(1) Since the CHK instruction is provided to detect the cause of error when an error such as cycle time over occurred, the circuit which contains the CHK instruction should be skipped when there is no error. Use the CJ, SCJ or JMP instruction to skip the CHK instruction.

(2) When a CHK FORMAT ERR is detected, the error step number is not stored. (Error step remains 0.)

## Example



Create the following circuit to check cycle time over in the system illustrated above.

Follow these instructions in creating a circuit containing the CHK instruction.

1) Contact numbers ( X stroke end sensor must be continuous. Contact number of the forward stroke end sensor ( $\mathrm{X}^{--} \cdot{ }^{-1}$ ) must be lower than that of the backward stroke end sensor.
2) The internal relay of which number ( $\left.\mathrm{Y}^{-}-\mathrm{i}\right)$ is same as the contact number ( $\mathrm{X}_{-}^{--}$) of forward stroke end sensors must be controlled as follows.

In forward run: Turn it ON.
In backward run: Turn it OFF.
(2) The CHK instruction executes processing equivalent to the circuit shown below with one specified contact.


## POINT

The CHK instruction performs error check following the circuit pattern illustrated above. The circuit pattern cannot be changed.
(3) Devices (D1) and (D2) must be reset before execution of the CHK instruction. If devices (D1) and (D2) are not reset after execution of the CHK instruction, the CHK instruction cannot be executed again. (Contents of (D1) and (D2) are retained till they are reset by the sequence program.)
(4) Always provide pointer P254 to the head of the CHK instruction block.
(5) The CHK instruction can be written to any desired step in the sequence program. However, it is impossible to use it at 2 or more points simultaneously.
(6) Set check condition with the LD or AND instruction before the CHK instruction. Other contact commands cannot set check condition.
If the ANI instruction is used to set check condition, the processing about the check condition will not be performed.
The error numbers mentioned in (8) below are assigned also to this ANI instruction.

(7) Error check is performed in order of contact numbers. If two or more errors are detected, error codes of high priority only are stored.

(8) Error codes stored in (D2) by the CHK instruction vary with conditions established as shown below.

| Condition established | Condition Nos. 1 to 50 | Condition Nos. 51 to 100 | Condition Nos. 101 to 150 |
| :---: | :---: | :---: | :---: |
| Condition No. 1 (data of error code No. 1) | 100+ $2 \times$ (contact No.) - 1 | 400+ $2 \times$ (contact No.) - 1 | 700+ $2 \times$ (contact No.) - 1 |
| Condition No. 2 (data of error code No. 2) | 101+ $2 \times$ (contact No.) - 1 | 401+ $2 \times$ (contact No.) -1 | 701+ \{2× (contact No.) -1 |
| Condition No. 3 (data of error code No. 3) | 200+ $2 \times$ (contact No.) - 1 | 500+ \{2× (contact No.) -1 | 800+ \{2× (contact No.) - 1 |
| Condition No. 4 <br> (data of error code No. 4) | 201+ $2 \times$ (contact No.) - 1 | $501+\{2 \times$ (contact No.) - 1 | 801+ $2 \times$ (contact No.) - 1 |
| Condition No. 5 <br> (data of error code No. 5) | $301+\{2 \times$ (contact No.) - 1 | 601+ $2 \times$ (contact No.) -1 | 901+ $2 \times$ (contact No.) - 1 |
| Condition No. 6 (data of error code No. 6) | $300+\{2 \times$ (contact No.) - 1 | 600+ $2 \times$ (contact No.) - 1 | 900+ $2 \times$ (contact No.) - 1 |

Refer to (2) for conditions.

## REMARK

Error code numbers displayed after the CHK instruction execution indicate kind of the error occurred. Prepare a troubleshooting table corresponding to the system for quick remedies.

| Error code <br> No. | Cause | Corrective action |
| :---: | :--- | :---: |
| 301 | Conveyor 1: Backward run occurred <br> when the forward stroke end sensor <br> was not actuated. | - Check limit switch X1. <br> - Check the conveyor. |
|  |  |  |

List of Error Code Numbers (Error codes are stored by BCD.)


## Error Code Numbers for the CHK Instruction

## Execution Conditions <br> The CHK instruction is executed every scan regardless of ON/OFF status of check condition contact points.

## POINT

The CHK instruction cannot be written and modified during PC CPU RUN.

In the following cases, operation error occurs and the PC CPU stops operation.

- When parallel circuits are provided:


- When NOP is contained:

- When label P254 is not contained:

- When the number of contact points exceeds 150:

- When there is no circuit block of CJ:



## POINT

Operation error occurs when the NOP instruction is in the format determined by the CHK instruction.
Check the NOP instruction in list mode because it is not displayed in the ladder mode of GPP.

## 7. APPLICATION INSTRUCTIONS



## Functions

## SLT

(1) When executed, the SLT instruction stores the contents of data memories and file registers set by the parameter setting of peripheral unit A6GPP, A6PHP, A6HGP into the memory for status latch in the user memory area.
(2) Stausu latch is allowed for the following devices.

Data memory: ON/OFF displays of $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{B}$, and F
Present valuses of T and C
Contents of D, W, A0, A1, Z and V
Contents of file registers
(3) When the SLT instruction is executed only once.
(4) The result of status latch can be monitored by the A6GPP, A6PHP, A6HGP.

## SLTR

(1) A reset instruction of SLT instruction.
(2) By executing the SLTR instruction, the SLT instruction is enabled again.

## Execution Conditions

Status latch command
Reset command
SLT
SLTR

## POINT

When the status latch (SLT) instruction is executed, the scan time of programmable controller CPU increases as shown in the following table.

|  | Latch of Only <br> Device Memory | Latch of Both Device <br> Memory and File Register |
| :---: | :---: | :---: |
| A2(-S1), A2C <br> A0J2H, A52G | 11 ms | 21 ms |
| A3 | 11 ms | 31 ms |
| A2N(-S1), A1S(-S1) <br> A1SJ(-S3), A2S)-S1) | 8.5 ms | 25 ms |
| A3N, A73, A3N board | 8.5 ms | 37 ms |
| A3H, A3M | 4.1 ms | 10.4 ms |
| A2A(-S1), A2U <br> A2AS(-S1/S30/S60) | 2.9 ms | 12.9 ms |
| A3A, A3U, A4U, A3A | 2.2 ms | 9.7 ms |
| A2USH-S1, | 1.3 ms | 4.5 ms |
| A2USH board | 1.5 ms | 3.8 ms |
| A1SH, A1SJH | 1.4 ms | 3.0 ms |
| A2SH(-S1) | 1.4 ms | 3.0 ms |
| A1FX | 4.6 ms | 6.1 ms |
| Q02 | 1.7 ms | 2.3 ms |

Set the watch dog timer of programmable controller CPU after considering the above increase in scan time.

### 7.10.4 Sampling trace set, reset (STRA, STRAR)

| Applicable CPU | AnS AnN AnSH | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | AOJ2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\Delta^{*}$ | ${ }^{*}{ }^{2}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Remark | *1: Unusable with A1N. <br> *2: Unusable with A1. |  |  |  |  |  |  |  |  |  |  |



## Functions

## STRA

(1) When M9047 is switched on, the sampling trace data specified by the peripheral device is stored to the dedicated memory area the specified number of times. After the specified number of times is reached, the data sampled is latched and the sampling trace is stopped.
(If M9047 turns off during the sampling, the sampling is stopped.
(2) Sampling trace data are as follows:

X, Y, M, L, S, B, F, T/C (coil, contact): Maximum of eight contacts (Maximum of 16 contacts with A1A, A2AS and AnU)
T, C, D, W, R, A0, A1, Z, V : Maximum of three points (Maximum of 10 points with AnA, A2AS and AnU)
(3) Upon completion of the sampling trace after the execution of STRA instruction, M9043 turns on.
(4) The STRA instruction is executed only once.
(5) The sampling trace result can be monitored by the peripheral device.
(6) The STRA and STRAR instructions cannot be executed during ROM operation.

## STRAR

(1) Reset instruction for the STRA instruction.
(2) By executing the STRAR instruction, the STRA instruction is enabled again.
(3) Turns off M9043.

## 7. APPLICATION INSTRUCTIONS

MELSEC-A

## Excecution Conditions



### 7.10.5 Carry flag set, reset (STC, CLC)



Functions

## STC

(1) Sets (turns on) the carry flag contact (M9012).

## CLC

(1) Resets (turns off) the carry flag contact (M9012).

## Execution Conditions



## STC , CLC

Program which performs addition of the BCD data of X0 to F and the BCD data of D0 when M0 turns on, and turns on the carry flag (M9012) when the result is more than 9999, and turns off the carry flag when the result is 9999 or less.


| $\bullet$ |  |  |  |  |
| ---: | :--- | :--- | :--- | :--- |
| 0 | LD | M0 |  |  |
| 1 | B+P | K4X000 | D0 | D1 |
| 10 | LD> | K4X000 | D1 |  |
| 15 | OR> | D0 | D1 |  |
| 20 | OUT | M1 |  |  |
| 21 | LD | M1 |  |  |
| 22 | STC |  |  |  |
| 23 | LDI | M1 |  |  |
| 24 | CLC |  |  |  |
| 25 | END |  |  |  |

### 7.10.6 Pulse regeneration instruction (DUTY)



## Functions

(1) Sets the timing clock for user (M9020 to 9024) specified at (D) to ON at the scan count specified at " n 1 " and to OFF at the scan count specified at " n 2 ".
(2) At the initial status (when the timing pulse input is off), the timing pulse is off.
(3) When " n 1 " and " n 2 " are set to 0 , the timing pulse is as described below: " $\mathrm{n} 1 \mathrm{l}=0$ : The timing pulse remains off.
" n 1 " > 0, "n2" = 0 : The timing pulse remains on.

## Execution Conditions



Operation Error
In the following case, operation error occurs and the error flag turns on.

- The setting of D is other than M9020 to 9024.


## Program Example

## DUTY

When X8 is turned ON, M9021 turns on for 1 scan and off for 3 scans.


## POINT

Even if the timing pulse input turns off, the timing pulse by the DUTY instruction does not turn off. Therefore, to stop the timing pulse, execute the circuit as shown below.


## MELSEC-A

### 7.11 Servo Program Instructions

Servo program instructions are used with the A73 for start request and data change of servo programs.
There are 2 servo program instructions as shown below.

| Name | Symbol | Refer to | Name | Symbol | Refer to |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Start request | DSFRP | $7-125$ | Data change | DSFLP | $7-130$ |

For control parameters, positioning devices, positioning procedures and preparation of servo programs required for positioning control with the A73CPU, refer to the A73CPU Reference Manual.

## POINT

Servo program instructions are dedicated to the A73CPU. The DSFRP and DSFLP instructions used with other types of CPUs perform 1-word shift processing of $n$ word data.

MEMO

## 7. APPLICATION INSTRUCTIONS

MELSEC-A

### 7.11.1 Servo program start (DSFRP)

| Applicable CPU | AnS AnN AnSH | An | A1FX | A3H <br> A3M | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | A0J2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | $\begin{gathered} \text { A3N } \\ \text { board } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X | X | X | X | X | X | X | X | X | 0 | X |
| Remark |  |  |  |  |  |  |  |  |  |  |  |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { ¢ }}{\text { ¢ }}$ | $\begin{aligned} & \text { Z } \\ & \text { 등 준 } \end{aligned}$ | $\begin{aligned} & \text { 흔 운 } \\ & \text { 훈 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> $\mathbf{N}$ |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | H | P | I |  |  |  | M9012 | (M9010, M9011) |
| (D) |  |  |  |  |  |  |  |  |  | O |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | O |  |  |  |  |  |  |  |



## Functions

(1) Servo program start request is executed after the DSFRP instruction execution command was turned ON, and the start enable flag (M200n) which corresponds to the axis to be started is set.
(2) Servo program number for which start request is executed is specified by " n ". There are 2 ways of setting of servo program number; direct setting and indirect setting.

1) Direct setting

Servo program number is set directly with numerals (0 to 4095).

## Example

To set servo program number 50 , set "K50" for " $n$ ".
2) Indirect setting

Servo program number is set with content of data register.


## Example

To set servo program number to be started with data in data register D50, set "K30050" for "n".

(3) At $D$, set axis numbers to be started in the servo program specified with " n ", as shown below.


## Example

Specify starting axes as follows.
To start axis 4 in the servo program.............................................................. 4
To start axes 4 and 5 in the servo program...................................... D45
To start axes 4, 5 and 6 in the servo program..................................D456

## POINTS

(1) To start multiple axes simultaneously, set one of the axes to be started in each servo program.
If axes 2 and 3 are used for linear interpolation and axes 4 and 5, for circular interpolation, specify either of axes 2 and 3 and either of axes 4 and 5 for simultaneous start.
(2) The DSFRP instruction used with the A73CPU cannot use index qualification for specification of (D) and " n ". If the DSFRP instruction with index qualification is executed, operation error will result.

## Execution

 ConditionsExecution conditions of the servo program start request instruction are as follows.


Operation Errors In the following cases, operation error occurs and the DSFRP instruction is not executed.

- (D) is set with 4 digits.
- Set value of $(\mathrm{D})$ is other than 1 to 8.
- Two same axis numbers are set at (D).
- Set value of "n" is outside of 0 to 4095 or 30000 to 30799.
- Axes not specified at (D) are used in the servo program specified with "n".
- Index qualification is used for specification of (D) and "n".
(1) A program to execute a specified servo program only once when X 80 is ON .


| $\bullet$ |  |  |  |
| ---: | :--- | :--- | :--- |
| - Coding |  |  |  |
| 0 | LD | M9036 |  |
| 1 | OUT | M2000 |  |
| 2 | LD | X080 |  |
| 3 | PLS | M0 |  |
| 6 | LD | M0 |  |
| 7 | SET | M1 |  |
| 8 | LD | M1 |  |
| 9 | ANI | M2001 |  |
| 10 | ANI | M2002 |  |
| 11 | DSFRP | D12 | K1 |
| 18 | RST | M1 |  |
| 19 | END |  |  |



| ABS-2 |  |
| :--- | ---: |
| AXIS 1, | 10000 |
| AXIS 2, | 27000 |
| SPEED | 1000 |

(2) A program to execute only once the servo program of which number is specified with the BCD data at X 90 to X 9 F when X 80 is ON .
(This servo program is to perform 2-axis linear interpolation of axes 1 and 2.)


Servo program


## 7. APPLICATION INSTRUCTIONS

MELSEC-A
7.11.2 Present position data and speed change instruction (DSFLP)

| Applicable CPU | $\begin{gathered} \mathrm{AnS} \\ \mathrm{AnN} \\ \mathrm{AnSH} \end{gathered}$ | An | A1FX | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | A3V | AnA | AnU, A2AS A2USH-S1 A2USH board QCPU-A (A Mode) | AOJ2H | $\begin{gathered} \text { A2C } \\ \text { A52G } \end{gathered}$ | A73 | A3N board |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X | X | X | X | X | X | X | X | X | $\bigcirc$ | X |
| Remark |  |  |  |  |  |  |  |  |  |  |  |


|  | Available Device |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \times \\ & \stackrel{\times}{0} \\ & \stackrel{\text { B }}{ } \end{aligned}$ | $$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit device |  |  |  |  |  |  | Word (16-bit) device |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | v | K | H | P | 1 | N |  |  | M9012 | (M9010, M9011) |
| (D) |  |  |  |  |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  |  |  |  |  |



## Functions

(1) Either of the processings mentioned below is performed after the DSFLP instruction execution command was turned ON.

- Present position data (feed position data) of axes which are currently not moving are changed to the data of present position data change registers.
- Speed data of axes which are moving are changed to the data of speed change registers.
(2) Axes for present position data/speed change are set with ( D ) as follows.
$\square$


## Example

## Starting axes are set as follows.

- Axis 4 D4
- Interpolation with axes 4 and 5 D4 or D5
(3) Select present position data/speed change by setting data at " $n$ " as mentioned below.
- Present position data change
KO or H0
- Speed change
K1 or H1


## POINT

The DSFLP instruction used with the A73CPU cannot use index qualification for specification of ( $D$ ) and " $n$ ". If the DSFLP instruction with index qualification is executed, operation error will result.
(4) Present position data change by the DSFLP instruction is performed as follows.

1) The start enable flag ( M 200 n$)^{*}$ which corresponds to the axis specified with (D) is set.
2) Present position data is changed to the data of present position data change registers which correspond to the axes specified with (D).
3) When present position data change is completed, the start enable flag (M200n) is reset.

Present position data change register numbers are provided as follows.

| Axis No. | Axis 1 | Axis 2 | Axis 3 | Axis 4 | Axis 5 | Axis 6 | Axis 7 | Axis 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Upper date | D961 | D967 | D973 | D979 | D985 | D991 | D997 | D1003 |
| Lower date | D960 | D966 | D972 | D978 | D984 | D990 | D996 | D1002 |

(5) Speed change by the DSFLP instruction is performed as follows.

1) The speed changing flag (M200n) which corresponds to the axis specified with (D) is set.
2) Positioning speed currently executed is changed to the data of speed change registers which correspond to the axes specified with (D).
3) The speed changing flag (M202n) is reset.

Speed change register numbers are provided as follows.

| Axis No. | Axis 1 | Axis 2 | Axis 3 | Axis 4 | Axis 5 | Axis 6 | Axis 7 | Axis 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Upper date | D963 | D969 | D975 | D981 | D987 | D993 | D999 | D1005 |
| Lower date | D962 | D968 | D974 | D980 | D986 | D992 | D998 | D1004 |

## Execution <br> Conditions

Execution conditions of present position data/speed change are as follows.


Operation Errors

In the following cases, an operation error occurs and the DSFLP instruction is not executed.
(1) Set value of (D) is other than 1 to 8 .
(2) Set value of " n " is other than 0 TO 4.
(When set value of " n " is 2 to 4 , see section 7.11.3)
(3) Index qualification is used for specification of (D) and " $n$ ".

## REMARK

[^1]
## Minor Errors

In the following cases, the minor error (control change error) occurs and present position data change or speed change is not executed. The error detection flag ( Xn 7 ) is set and the error code is stored in the minor error code areas which correspond to the troubled axis.
(1) For present position data change, the axis specified with (D) has started.
(2) For speed change, the axis specified with (D) is executing zero return or circular interpolation.
(3) For speed change, the axis specified with (D) is decelerating.
(4) For speed change, the speed specified with " n " is out of the range from 1 to the speed limit value.

## Program Examples DSFLP

(1) A program to change present position data of axis 2 to the BCD data set at X90 to XAF when X81 is turned ON.


| • Coding |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 24 | LD | X081 |  |  |
| 25 | PLS | M11 |  |  |
| 28 | LD | M11 |  |  |
| 29 | SET | M10 |  |  |
| 30 | LD | M10 |  |  |
| 31 | ANI | M2002 |  |  |
| 32 | DBINP | K8X090 |  | D966 |
| 41 | DSFLP | D2 | K0 |  |
| 48 | RST | M10 |  |  |
| 49 | END |  |  |  |

(2) A program to change positioning speed of axis 2 to the BCD data set at X 90 to XAF when X81 is turned ON.


| $\bullet$ | Coding |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 24 | LD | X081 |  |  |
| 25 | PLS | M11 |  |  |
| 28 | LD | M11 |  |  |
| 29 | SET | M10 |  |  |
| 30 | LD | M10 |  |  |
| 31 | DBIN | K8X090 |  | D968 |
| 40 | DSFLP | D2 | K1 |  |
| 47 | RST | M10 |  |  |
| 48 | END |  |  |  |

## CONTENTS

1. INTRODUCTION ..... 1-1~1-3
2. INSTRUCTIONS .....  2 - 1 ~ 2 - 24
2.1 Classification. ..... 2-1
2.2 Instruction List. ..... 2-2
2.2.1 Explanation for instructions lists ..... 2-2
2.2.2 Sequence instructions ..... 2-5
2.2.3 Basic instructions ..... 2-8
2.2.4 Application instructions ..... 2-16
3. INSTRUCTION STRUCTURE ..... 3-1 ~ 3-24
3.1 Instruction Structure ..... 3-1
3.2 Bit Processing ..... 3-3
3.2.1 1-bit processing ..... 3-3
3.2.2 Digit specification processing ..... 3-3
3.3 Handling of Numeric Values ..... 3-6
3.4 Storing 32-bit Data ..... 3-8
3.5 Index Qualification ..... 3-10
3.6 Subset Processing ..... 3-12
3.7 Operation Error ..... 3-12
3.8 Cautions on Using AnA, A2AS, AnU, QCPU-A (A Mode) and A2USH board ..... 3-14
3.8.1 The number of steps used in instructions ..... 3-14
3.8.2 Instructions of variable functions ..... 3-16
3.8.3 Set values for the extension timer and counter ..... 3-17
3.8.4 Cautions on using index qualification ..... 3-17
3.8.5 Storing 32-bit data in index registers ..... 3-20
3.9 Operation when the OUT Instruction, SET/RST Instruction and PLS/PLF Instruction are from the Same Device ..... 3-21
4. INSTRUCTION FORMAT ..... 4-1~4-3
5. SEQUENCE INSTRUCTIONS ..... 5-4~5-41
5.1 Contact Instructions ..... $5-2$
5.1.1 Operation start, series connection, parallel connection (LD, LDI, AND, ANI, OR, ORI) ..... 5-2
5.2 Connection Instructions ..... 5-5
5.2.1 Ladder block series connection, parallel connection (ANB, ORB) ..... 5-5
5.2.2 Operation result push, read, pop (MPS, MRD, MPP) ..... 5-9
5.3 Output Instructions ..... 5-14
5.3.1 Bit device, timer, counter output (OUT) ..... 5-14
5.3.2 Bit device set, reset (SET,RST) ..... 5-19
5.3.3 Edge-triggered differential output (PLS, PLF) ..... 5-23
5.3.4 Bit device output reverse (CHK) ..... 5-25
5.4 Shift Instructions ..... 5-27
5.4.1 Bit device shift (SFT, SFTP) ..... 5-27
5.5 Master Control Instructions ..... 5-29
5.5.1 Master control set, reset (MC, MCR) ..... 5-29
5.6 Termination Instructions ..... 5-33
5.6.1 Main routine program termination (FEND) ..... 5-33
5.6.2 Sequence program termination (END) ..... 5-35
5.7 Other Instructions ..... 5-37
5.7.1 Sequence program stop (STOP) ..... 5-37
5.7.2 No operation (NOP, NOPLF) ..... 5-39
6. BASIC INSTRUCTIONS ..... 6-1~6-89
6.1 Comparison Operation Instructions ..... 6-2
6.1.1 16-bit data comparison ( $=,<>,>,<=,<,>=$ ) ..... 6-4
6.1.2 32-bit data comparison ( $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ) ..... 6-6
6.2 Arithmetic Operation Instructions. ..... 6-8
6.2.1 BIN 16-bit addition, subtraction (+, +P, -, -P) ..... 6-10
6.2.2 BIN 32-bit addition, subtraction ( $D+$, $D+P, D-, D-P$ ) ..... 6-13
6.2.3 BIN 16-bit multiplication, division (*, *P, /, /P) ..... 6-16
6.2.4 BIN 32-bit multiplication, division ( $\left.D^{*}, D^{*} P, D / D / P\right)$ ..... 6-19
6.2.5 BCD 4-digit addition, subtraction ( $B+B+P, B-, B-P$ ) ..... 6-22
6.2.6 BCD 8-digit addition, subtraction (DB+, DB+P, DB-, DB-P) ..... 6-25
6.2.7 $B C D$ 4-digit multiplication, division ( $B^{*}, B^{*} P, B /, B / P$ ) ..... 6-28
6.2.8 BCD 8-digit multiplication, division (DB*, DB*P, DB/, DB/P) ..... 6-31
6.2.9 16-bit BIN data increment, decrement (INC, INCP, DEC, DECP) ..... 6-34
6.2.10 32-bit BIN data increment, decrement (DINC, DINCP, DDEC, DDECP) ..... 6-36
6.3 BCD $\leftrightarrow$ BIN Conversion Instructions ..... 6-38
6.3.1 BIN data $\rightarrow$ BCD 4-, 8-digit conversion (BCD, BCDP, DBCD, DBCDP) ..... 6-39
6.3.2 BCD 4-, 8-digit $\rightarrow$ BIN data conversion (BIN, BINP, DBIN, DBINP) ..... 6-42
6.4 Data Transfer Instructions ..... 6-46
6.4.1 16-, 32-bit data transfer (MOV, MOVP, DMOV, DMOVP) ..... 6-47
6.4.2 16-, 32-bit data negation transfer (CML, CMLP, DCML, DCMLP) ..... 6-49
6.4.3 16-bit data block transfer (BMOV, BMOVP, FMOV, FMOVP) ..... 6-52
6.4.4 16-, 32-bit data exchange (XCH, XCHP, DXCH, DXCHP) ..... 6-56
6.5 Program Branch Instructions ..... 6-58
6.5.1 Conditional jump, unconditional jump (CJ, SCJ, JMP) ..... 6-58
6.5.2 Subroutine call, return (CALL, CALLP, RET) ..... 6-62
6.5.3 Interrupt enable, disable, return (EI, DI, IRET) ..... 6-64
6.5.4 Microcomputer program call (SUB, SUBP) ..... 6-67
6.6 Program Switching Instructions ..... 6-69
6.6.1 Main $\leftrightarrow$ subprogram switching (CHG) ..... 6-69
6.7 Link Refresh Instructions ..... 6-82
6.7.1 Link refresh (COM) ..... 6-82
6.7.2 Link refresh enable, disable (EI, DI) ..... 6-84
6.7.3 Partial refresh (SEG) ..... 6-87
7. APPLICATION INSTRUCTIONS ..... 7 - 1 ~ 7 - 133
7.1 Logical Operation Instructions ..... 7-2
7.1.1 16-, 32-bit data logical product (WAND, WANDP, DAND, DANDP) ..... 7-3
7.1.2 16-, 32-bit data logical add (WOR, WORP, DOR, DORP) ..... 7-7
7.1.3 16-, 32-bit data exclusive logical add (WXOR, WXORP, DXOR, DXORP) ..... 7-11
7.1.4 16, 32-bit data NOT exclusive logical add (WXNR, WXNRP, DXNR, DXNRP) ..... 7-15
7.1.5 BIN 16-bit data 2's complement (NEG, NEGP) ..... 7-19
7.2 Rotation Instructions ..... 7-21
7.2.1 16-bit data right rotation (ROR, RORP, RCR, PCRP) ..... 7-22
7.2.2 16-bit data left rotation (ROL, ROLR, RCL, RCLP) ..... 7-24
7.2.3 32-bit data right rotation (DROR, DRORP, DRCR, DRCRP) ..... 7-26
7.2.4 32-bit data left rotation (DROL, DROLP, DRCL, DRCLP) ..... 7-28
7.3 Shift Instructions ..... 7-30
7.3.1 16-bit data n-bit right shift, left shift (SFR, SFRP, SFL, SFLP) ..... 7-31
7.3.2 n-bit data 1-bit right shift, left shift (BSFR, BSFRP, BSFL, BSFLP) ..... 7-33
7.3.3 n-word data 1-word right shift, left shift (DSFR, DSFRP, DSFL, DSFLP) ..... 7-35
7.4 Data Processing Instructions ..... 7-37
7.4.1 16-bit data search (SER, SERP) ..... 7-38
7.4.2 16-, 32-bit data bit check (SUM, SUMP, DSUM, DSUMP) ..... 7-40
7.4.3 $8 \leftrightarrow 256$-bit decode, encode (DECO, DECOP, ENCO, ENCOP) ..... 7-42
7.4.4 7 segment decode (SEG) ..... 7-44
7.4.5 Word device bit set, reset (BSET, BSETP, BRST, BRSTP) ..... 7-46
7.4.6 16-bit data dissociation, association (DIS, DISP, UNI, UNIP) ..... 7-48
7.4.7 ASCII code conversion (ASC) ..... 7-51
7.5 FIFO Instructions ..... 7-53
7.5.1 FIFO table write, read (FIFW, FIFWP, FIFR, FIFRP) ..... 7-54
7.6 Buffer Memory Access Instructions ..... 7-58
7.6.1 Special function module 1-, 2-word data read (FROM, FROMP, DFRO, DFROP) ..... 7-59
7.6.2 Special function module 1-, 2-word data write (TO, TOP, DTO, DTOP) ..... 7-61
7.6.3 Remote terminal module 1- and 2-word data read (FROM, PRC, FROMP, PRC, DFRO, PRC, DFROP, PRC) ..... $7-63$
7.6.4 Remote terminal module 1- and 2-word data write (TO, PRC, TOP, PRC, DTO, PRC, DTOP, PRC) ..... $7-67$
7.6.5 Special module/special block 1-, 2-word data read (FROM, FROMP, DFRO, DFROP) ..... 7-71
7.6.6 Special module/special block 1-, 2-word data write (TO, TOP, DTO, DTOP) ..... 7-74
7.7 FOR to NEXT Instructions ..... 7-77
7.7.1 FOR to NEXT (FOR, NEXT) ..... 7-77
7.8 Local, Remote I/O Station Access Instructions ..... 7-79
7.8.1 Local station data read, write (LRDP, LWTP) ..... 7-80
7.8.2 Remote I/O station data read, Write (RFRP, RTOP) ..... 7-86
7.9 Display Instructions ..... 7-92
7.9.1 ASCII code print instructions (PR, PRC) ..... 7-94
7.9.2 ASCII code comment display instructions (LED, LEDC) ..... 7-100
7.9.3 Character display instructions (LEDA, LEDB) ..... 7-103
7.9.4 Annunciator reset instruction (LEDR) ..... 7-105
7.10 Other Instructions ..... 7-108
7.10.1 WDT reset (WDT, WDTP) ..... 7-109
7.10.2 Specific format failure check (CHK) ..... 7-111
7.10.3 Status latch set, reset (SLT, SLTR) ..... 7-117
7.10.4 Sampling trace set, reset (STRA, STRAR) ..... 7-119
7.10.5 Carry flag set, reset (STC, CLC) ..... 7-121
7.10.6 Pulse regeneration instruction (DUTY) ..... 7-123
7.11 Servo Program Instructions ..... 7-125
7.11.1 Servo program start (DSFRP) ..... 7-126
7.11.2 Present position data and speed change instruction (DSFLP) ..... 7-130
8. MICROCOMPUTER MODE ..... $8-1$ ~ 8 - 16
8.1 Specifications of Microcomputer Mode. ..... 8-1
8.2 Using Utility Program ..... 8-2
8.3 Using User-Written Microcomputer Programs ..... 8-4
8.3.1 Memory map ..... 8-6
8.3.2 Data memory area address configuration ..... 8-6
8.3.3 Differences in operations called by microcomputer instructions according to CPU models ..... 8-7
8.3.4 Configuration of data memory area ..... 8-8
9. ERROR CODE LIST ..... 9-1~9-41
9.1 Reading Error Codes ..... 9-1
9.2 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board ..... 9-1
9.3 Error Code List for AnSHCPU ..... 9-7
9.4 Error Code List for the AnACPU ..... 9-13
9.5 Error Code List for the AnUCPU, A2ASCPU and A2USH board ..... 9-22
9.6 Error Code List for the QCPU-A (A Mode) ..... 9-33
APPENDICES APP - 1 ~ APP - 96
APPENDIX 1 LISTS OF SPECIAL RELAYS AND SPECIAL REGISTERS ..... APP - 1
1.1 List of Special Relays ..... APP - 1
1.2 Special Relays for Link ..... APP - 13
1.3 Special Registers ..... APP - 16
1.4 Special Registers for Link ..... APP - 34
APPENDIX 2 OPERATION PROCESSING TIME ..... APP - 39
2.1 Instruction Processing Time of Small Size, Compact CPUs ..... APP - 41
2.2 Instruction Processing Time of CPUs ..... APP - 66
2.3 Instruction Processing Time of QCPU-A (A Mode) ..... APP - 79
APPENDIX 3 ASCII CODE TABLE ..... APP - 89
APPENDIX 4 FORMATS OF PROGRAM SHEETS ..... APP - 90

## 8. MICROCOMPUTER MODE

This section gives the microcomputer mode specifications, memory map and data memory configuration of the ACPU modules. Note that the AnA, A2AS, AnU, QCPUA (A Mode) and A2USH board cannot use the microcomputer mode.

### 8.1 Specifications of Microcomputer Mode

| Module | $\begin{array}{c}\text { CPU } \\ \text { (Clock) }\end{array}$ | $\begin{array}{c}\text { Microcomputer } \\ \text { Program Area }\end{array}$ | *1 | Work Area | Stack Area |
| :---: | :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}Instructions which <br>

cannot be used *2\end{array}\right]\)

## Table 8.1 Specifications of Microcomputer Mode

*1: Specify the microcomputer program area in multiples of 2 K bytes.
The relation between the main (sub) program, sequence program, and microcomputer program capacities is as indicated below:

*2: Never use the instructions specified as those which cannot be used in preparing microcomputer programs. If they are used, the PC CPU will malfunction when a microcomputer program is run.

### 8.2 Using Utility Program

Various types of control and operation (e.g. PID control, function operation, code conversion) can be executed by calling the utility program from the microcomputer program area.
(1) Utility program entry procedure

Combine together the utility program with the user program in the following procedure:


Fig. 8.1 Entering the Utility Program

1) By loading the SW i-GPPA system disk, write the sequence program and set microcomputer capacity of parameters. Then, register the program and the parameters to the user's floppy disk.
2) Load the SWW -UTLP-the parameters and sequence program from the user disk to the user program area.
3) Read the utility program from the system disk to the utility program area.
4) Combine together the sequence program and utility program in the user user program area.
5) Write the combined program onto user disk.
(2) Calling the utility program

Call the utility program from the sequence program as described below:


For further information, see the corresponding utility program operating manual.

### 8.3 Using User-Written Microcomputer Programs

A source program written by the user in the 8086 assembly language is converted to a machine language using assembler commands of CP/M or MS-DOS. This converted program is called "the object program" and is to be stored in the microcomputer program area of the CPU using the system floppy disk for a peripheral device which has microcomputer mode.
(1) Processes from writing the source program to storing it in the microcomputer program area

The flow chart below describes processes from writing the source program to storing it in the microcomputer program area in the CPU using the CP/M 86 which is booted with the SW:-IC-BAS type GPP-BASIC package.

(2) Precautions on preparing the microcomputer program

1) Provide the PUSH instruction at the start of the microcomputer program so that contents of the registers used during execution are saved in the stack areas. Also, provide the POP instruction at the end of the program so that the contents of registers saved in the stack areas are returned.
2) Initialize the registers to be used in the microcomputer program at the start of the microcomputer program. Contents of the registers when the microcomputer program is called from the sequence program are not definite.
3) Since the microcomputer program is executed only when it is called from the sequence program with the $\operatorname{SUB}(\mathrm{P})$ instruction, the sequence program is always required.
4) To return from the microcomputer program to the sequence program, use the RETF (return to outside the segment) instruction.

CP/M and CP/M-86 are trademarks of Digital Research, Inc.
MS-DOS is a trademark of Microsoft Corporation.
(3) Calling method of microcomputer program

The microcomputer program is called by the execution of SUB instruction in the sequence program.
The format of the SUB instruction is as shown below.


Fig. 8.2 Format of SUB Instruction
Example:
In the following memory map, the specification of " n " is as shown below.


In the SUB instruction, specify as shown below.


By changing the offset value specified at " $n$ ", multiple microcomputer programs can also be called.


Fig. 8.3 Calling Method for Multiple Microcomputer Programs

## POINTS

(1) The processing time of a microcomputer program called by one SUB instruction must be 5 msec or less. If it exceeds 5 msec , operation combination between the microcomputer program processing and the internal processing of the PC becomes out of control and the PC cannot run correctly.
(2) If a microcomputer program which needs more than 5 msec for processing is to be executed, divide it into several blocks which are called consecutively. This method can shorten the processing time of a microcomputer program called by one SUB instruction.

### 8.3.1 Memory map

The microcomputer program may be used in the following areas.


Fig. 8.4 Data Memory and Work Areas

### 8.3.2 Data memory area address configuration

One address of the data memory area consists of 16 bits which are further divided into the odd and even areas (8 bits respectively).


Fig. 8.5 Configuration of 1 Address ( 16 bits)

### 8.3.3 Differences in operations called by microcomputer instructions according to CPU models

Microcomputer instruction processing operation differs according to the CPU to be used.
(1) REP LODSW, REP LODSB instructions
(a) AnSHCPU and A1FXCPU Disregarding the value at CX register, the contents of memory indicated by the S1 register are sent only once to AL (8-bit operation) or AX (16-bit operation) register.
(b) CPU other than AnSHCPU and A1FXCPU

The contents of memory indicated by the S1 register are sent to AL (8-bit operation) or AX (16-bit operation) register by the number of times specified by the CX register.
After the execution of the instruction, the value at CX register is cleared to "0".

To use CPU other than AnSHCPU and A1FXCPU same as AnSHCPU and A1FXCPU, refer to the following example program.
<Example program>

| CPU other than AnSHCPU and A1FXCPU | AnSHCPU and A1FXCPU |
| :---: | :---: |
| STD | STD |
| MOV CX.3 | MOV CX. 3 |
| REP LODSB | A: REP LODSB |
|  |  |

### 8.3.4 Configuration of data memory area

The data memory area $\left(8000_{H}\right.$ to $\left.9 F F F_{H}\right)$ stores device data. The memory area of each device and its configuration are as indicated below.


## REMARK

Communication of input/output information with an input/output module is executed only in the address range indicated below. X/Y20 to FF
A1SH, A1SJH: $\quad X / Y 0$ to FF
A2SH: $\quad X / Y 0$ to $1 F F$
A2SH-S1: $\quad X / Y 0$ to 3FF






| Device | $\begin{aligned} & \text { CPU } \\ & \text { Type } \\ & \hline \end{aligned}$ | Address |
| :---: | :---: | :---: |
| File register (R) block No. 0 | $\begin{gathered} \text { A2 } \\ \text { A2-S1 } \\ \text { A3 } \\ \text { A2N } \end{gathered}$ A2N-S1 A3N A3H A3M A3V A2C | File register head address <br> $=20000 \mathrm{H}+$ (memory cassette RAM capacity) - (comment capacity) <br> - (file register capacity) <br> Memory cassette RAM capacity <br> A3(N)MCA-0=16K bytes <br> A3(N)MCA-2=16K bytes <br> A3(N)MCA-4=32K bytes <br> A3(N)MCA-8=64K bytes <br> A3MCA-12=96K bytes <br> A3NMCA-16=96K bytes (actual capacity: 128 K bytes) <br> A3MCA-18=144K bytes <br> A3MCA-24=144K bytes (actual capacity: 192K bytes) <br> A3NMCA- $40=144 \mathrm{~K}$ bytes (actual capacity: 320 K bytes) <br> A3NMCA-56=144K bytes (actual capacity: 448 K bytes) Value for calculation <br> Comment capacity: (Number of comments) $\times 16$ bytes +1 K bytes <br> File register capacity: (Number of file registers) $\times 2$ bytes <br> * Use 1024 bytes in place of 1 K bytes in calculation mentioned above. |
| Extension register (R) block NO. 1 to 9 | A0J2H <br> A73 <br> A3N board | File register head address by each block No. <br> $=20000 \mathrm{H}+$ (memory cassette RAM capacity) - (comment capacity) <br> - (file register capacity) - (status latch capacity) - (sampling trace capacity) $-4000 \mathrm{H} \times \mathrm{n}$ <br> Comment capacity: (Number of comments) $\times 16$ bytes +1 k bytes <br> File register capacity: (Number of file registers) $\times 2$ bytes <br> Status latch capacity: Number of set bytes <br> Sampling trace capacity: When setting is provited 8k bytes <br> n: Block No. |

*1: In the case of an AnS, AnSH, and A1FX, replace this value with the internal memory capacity to calculate the file register head address.


## 9. ERROR CODE LIST

If an error occurred when the PC is in RUN mode, error indication is given by selfchecking function and corresponding error code and error step are stored in special registers. This section gives description of cause and corrective action for each case of error.

### 9.1 Reading Error Codes

If an error occurred, corresponding error code can be read from the peripheral. For details, refer to the operation manual of the peripheral.
9.2 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board

Table 9.1 shows the error messages, description and cause of error and corrective actions. Error codes and error steps are stored in the following special registers.

Error code: D9008
Error step: D9010 and D9011

Table 9.1 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board

| Error Message | Error Code (D9008) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "INSTRCT. <br> CODE ERR" <br> (Checked at the execution of instruction) | 10 | Stop | Instruction code, which cannot be decoded by CPU, is included in the program. <br> (1) EP-ROM or memory cassette, which cannot be decoded, has been loaded. <br> (2) Since the memory contents have changed for some reason, instruction code, which cannot be decoded, has been included. | (1) Read the error step by use of a peripheral equipment and correct the program at that step. <br> (2) In the case of EP-ROM or memory cassette, rewrite the contents or replace with an EPROM or memory cassette which stores correct contents. |
| "PARAMETER ERROR" <br> (Checked at power-on, STOP $\rightarrow$ RUN, and PAUSE $\rightarrow$ RUN) | 11 | Stop | (1) Capacity larger than the memory capacity of CPU module has been set with the peripheral equipment and then write to CPU module has been performed. <br> (2) The contents of parameters of CPU memory have changed due to noise or the improper loading of memory. <br> (3) RAM is not loaded to the A1 or A1NCPU. | (1) Check the memory capacity of CPU with the memory capacity set by peripheral equipment and re-set incorrect area. <br> (2) Check the loading of CPU memory and load it correctly. Read the parameter contents of CPU memory, check and correct the contents, and write them to CPU again. <br> (3) Install the RAM and write parameter contents from a peripheral device. |
| "MISSING END INS." (Checked at STOP $\rightarrow$ RUN) | 12 | Stop | (1) There is no END (FEND) instruction in the program. <br> (2) When subprogram has been set by the parameter, there is no END instruction in the subprogram. | Write END instruction at the end of program. |

Table 9.1 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board (Continue)

| Error Message | Error Code (D9008) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "CAN'T EXECUTE(P)" (Checked at the execution of instruction) | 13 | Stop | (1) There is no jump destination or multiple destinations specified by the CJ, SCJ, CALL, CALLP, or JMP instruction. <br> (2) There is a CHG instruction and no setting of subprogram. <br> (3) Although there is no CALL instruction, the RET instruction exists in the program and has been executed. <br> (4) The CJ, SCJ, CALL, CALL P, or JMP instruction has been executed with its jump destination located below the END instruction. <br> (5) The number of the FOR instructions is different from that of the NEXT instructions. <br> (6) A JMP instruction is given within a FOR to NEXT loop causing the processing to exit the loop. <br> (7) Processing exited subroutine by the JMP instruction before execution of the RET instruction. <br> (8) Processing jumped into a step in a FOR to NEXT loop or into a subroutine by the JMP instruction. <br> (9) The STOP instruction is given in an interrupt program, a subroutine program or in a FOR to NEXT loop. | Read the error step by use of peripheral equipment and correct the program at that step. <br> (Insert a jump destination or reduce multiple destinations to one. |
| "CHK FORMAT ERR" (Checked at STOP/PAUSE $\rightarrow$ RUN) | 14 | Stop | (1) Instructions (including NOP) except LD X: LDI X , AND X and ANI X] are included in the CHK instruction circuit block. <br> (2) Multiple CHK instructions are given. <br> (3) The number of contact points in the CHK instruction circuit block exceeds 150. <br> (4) There is no $\mapsto \vdash$ CJ PT circuit block before the CHK instruction circuit block. <br> (5) The device number of D1 of the CHK D1 D2 instruction is different from that of the contact point before the CJ P. instruction. <br> (6) Pointer P254 is not given to the head of the CHK instruction circuit block. $\mathrm{P} 254 \cdot 1 \mathrm{H} H-\mathrm{CHK}\|\mathrm{D} 1\| \mathrm{D} 2-\downarrow$ | Check the program in the CHK instruction circuit block according to items (1) to (6) in the left column. <br> Correct problem using the peripheral and perform operation again. |

Table 9.1 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board (Continue)

| Error Message | Error Code (D9008) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "CAN'T EXECUTE (I)" (Checked at the occurrence of interruption) | 15 | Stop | (1) Although the interrupt module is used, there is no number of interrupt pointer I, which corresponds to that module, in the program or there are multiple numbers. <br> (2) No IRET instruction has been entered in the interrupt program. <br> (3) There is IRET instruction in other than the interrupt program. | (1) Check for the presence of interrupt program which corresponds to the interrupt unit, create the interrupt program, and reduce the same numbers of $I$. <br> (2) Check if there is IRET instruction in the interrupt program and enter the IRET instruction. <br> (3) Check if there is IRET instruction in other than the interrupt program and delete the IRET instruction. |
| "CASSETTE ERROR" <br> (Checked at power-on) An, AnN only | 16 | Stop | The memory cassette is not loaded. | Turn off the power, insert the memory cassette and turn on the power again. |
| "ROM ERR" | 17 | Stop | Parameters and/or sequence programs are not correctly written to the mounted memory cassette. | (1) Correctly write parameters and/or sequence programs to the memory cassette. <br> (2) Remove the memory cassettes that contain no parameters or sequence programs. |
|  |  |  | Parameters stored in the memory cassette have exceeded the limit of available program capacity. <br> Ex.) Default parameters (program capacity: 6 k steps) are written to A1NMCA-2KE. | (1) Adjust the program capacity for parameters to the memory cassette used. <br> (2) Use the memory cassette of which memory capacity is larger than the program capacity for parameters. |
| "RAM ERROR" (Checked at power-on) | 20 | Stop | The CPU has checked if write and read operations can be performed properly to the data memory area of CPU, and as a result, either or both has not been performed. | Since this CPU hardware error, consult Mitsubishi representative. |
| "OPE. CIRCUIT ERR" <br> (Checked at power-on) | 21 | Stop | The operation circuit, which performs the sequence processing in the CPU, does not operate properly. |  |
| "WDT ERROR" (Checked at the execution of END processing) | 22 | Stop | Scan time exceeds watch dog error monitor time. <br> (1) Scan time of user program has been exceeded for some conditions. <br> (2) Scan time has lengthened due to instantaneous power failure which occurred during scan. | (1) Calculate and check the scan time of user program and reduce the scan time using the $\square$ CJ instruction or the like. <br> (2) Monitor the content of special register D9005 by use of peripheral equipment. When the content is other than 0 , line voltage is insufficient. When the content is other than 0 , the power voltage is unstable. |
| "SUB-CPU ERROR" <br> (Checked continuously) | $\begin{gathered} 23 \\ \text { (During run) } \\ 26 \\ \text { (At power-on) } \end{gathered}$ | Stop | Sub-CPU is out of control or defective. | Since this CPU hardware error, consult Mitsubishi representative. |

Table 9.1 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board (Continue)

| Error Message | $\begin{array}{c}\text { Error Code } \\ \text { (D9008) }\end{array}$ | $\begin{array}{c}\text { CPU } \\ \text { States }\end{array}$ | $\begin{array}{c}\text { Error and Cause }\end{array}$ | Corrective Action |
| :---: | :---: | :---: | :--- | :--- |$]$| "END NOT |
| :---: |
| EXECUTE" <br> (Checked at the <br> execution of <br> END instruction) |
| 24 |
| Stop |

Table 9.1 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board (Continue)

| Error Message | Error Code (D9008) | CPU States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "I/O INT. ERROR" | 43 | Stop | Although the interrupt module is not loaded, interruption has occurred. | Since this is a hardware error of a specific module, replace the module and check the defective module, consult Mitsubishi representative. |
| "SP. UNIT LAY. ERROR." | 44 | Stop | (1) Three or more computer link units are loaded with respect to one CPU module. <br> (A1SCPU24-R2 is also counted as one unit.) <br> (2) Two or more data link modules are loaded. <br> (3) Two or more interrupt units are loaded. <br> (4) A special function module is assigned in place of an I/O module, or vice versa, at I/O assignment of parameters on peripheral devices. <br> (5) The input/output modules or special function modules are loaded at the input/output numbers exceeding the number of input/output points, or GOT is connected via bus line. | (1) Reduce the computer link modules to two or less. <br> (2) Reduce the data link modules to one or less. <br> (3) Reduce the interrupt module to one. <br> (4) Re -set the $\mathrm{I} / \mathrm{O}$ assignment of parameter setting by use of peripheral devices according to the actually loaded special function module. <br> (5) Review the input/output numbers, and remove the modules at the input/output numbers beyond the number of input/output points or GOT. |
| "SP. UNIT ERROR" (Checked at the execution of FROM and TO instructions) | 46 | Stop or Continue (set by parameter) | Access (execution of FROM to TO instruction) has been made to a location where there is not special function unit. | Read the error step by use of peripheral equipment, and check and correct the content of FROM or TO instruction at that step. |
| "LINK PARA. ERROR" | 47 | Continue | (1) If a data link CPU is used to set a master station (station number " 00 ") : The contents written to the parameter area of link by setting the link range in the parameter setting of peripheral devices are different from the link parameter contents for some reason. Or, link parameters are not written. <br> (2) The setting of the total number of slave stations is 0 . | (1) Write parameters again and make check. <br> (2) Check setting of station numbers. <br> (3) When the error is displayed again, it is hardware error. Therefore, consult Mitsubishi representative. |
| "OPERATION ERROR" (Checked during execution of instruction) | 50 | Continue | (1) The result of BCD conversion has exceeded the specified range (9999 or 99999999). <br> (2) Operation impossible because specified device range has been exceeded. <br> (3) File registers used in program without capacity setting. <br> (4) Operation error occurred during execution of the RTOP, RFRP, LWTP or LRDP instruction. | Read the error step using peripheral devices and check the program at the error step, and correct it. (Check the specified device range, $B C D$ conversion, or the like.) |

## MELSEC-A

Table 9.1 Error Code List for the An, AnN, A3H, A3M, A3V, A0J2H, AnS, A2C, A73, A52G, A1FX and A3N board (Continue)

| Error Message | Error Code (D9008) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: |
| "MAIN CPU DOWN" (Interrupt fault) AnNCPU only | 60 | Stop | (1) INT instruction processed in microcomputer program area. <br> (2) CPU malfunction due to noise. <br> (3) Hardware error of CPU module. | (1) Because the INT instruction cannot be used in the microcomputer program, remove it. <br> (2) Take measures against noises. <br> (3) Replace the CPU module. |
| "BATTERY ERROR" (Checked at power-on) | 70 | Continue | (1) The battery voltage has dropped to below the specified value. <br> (2) The lead connector of the battery is not connected. | (1) Replace battery. <br> (2) Connect the lead connector if RAM memory or power failure compensation function is used. |

### 9.3 Error Code List for AnSHCPU

Table 9.2 shows the error messages, description and cause of error and corrective actions for A1SJH(S8), A1SH and A2SH(S1). Detailed error codes are stored in D9092 only when a dedicated instruction for CC-Link is used.

Table 9.2 Error Code List for AnSHCPU

| Error Message | Error <br> Code (D9008) | Detailed Error Code (D9092) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "INSTRCT. CODE ERR" | 10 | - | Stop | Instruction code, which cannot be decoded by CPU module, is included in the program. <br> (1) Memory cassette including instruction code, which cannot be decoded, has been loaded. <br> (2) Since the memory contents have changed for some reason, instruction code, which cannot be decoded, has been included. | (1) Read the error step by use of peripheral equipment and correct the program at that step. <br> (2) In the case of memory cassette, rewrite the contents or replace the cassette with a memory cassette which stores correct contents. |
|  |  | 101 |  | Instruction code, which cannot be decoded by CPU module, is included in the program. <br> (1) Memory cassette including instruction code, which cannot be decoded, has been loaded. <br> (2) Since the memory contents have changed for some reason, instruction code, which cannot be decoded, has been included. | (1) Read the error step by use of peripheral equipment and correct the program at that step. <br> (2) In the case of memory cassette, rewrite the contents or replace the cassette with a memory cassette which stores correct contents. |
|  |  | 103 |  | Device specified by a dedicated instruction for CC-Link is not correct. | Read the error step using a peripheral device and correct the program of the step. |
|  |  | 104 |  | A dedicated instruction for CC-Link has incorrect program structure. |  |
|  |  | 105 |  | A dedicated instruction for CC-Link has incorrect command name. |  |
| "PARAMETER ERROR" | 11 | - | Stop | The contents of parameters of CPU memory have changed due to noise or the improper loading of memory. | (1) Load the memory cassette correctly. <br> (2) Read the parameter contents of CPU memory, check and correct the contents, and write them to CPU again. |
| "MISSING END INS." | 12 | - | Stop | There is no END (FEND) instruction in the program. | Write END instruction at the end of program. |

Table 9.2 Error Code List for AnSHCPU (Continue)

| Error Message | $\begin{gathered} \text { Error } \\ \text { Code } \\ \text { (D9008) } \end{gathered}$ | Detailed Error Code (D9092) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { "CAN'T } \\ \text { EXECUTE(P)" } \end{gathered}$ | 13 | - | Stop | (1) There is no jump destination or multiple destinations specified by the CJ, SCJ, CALL, CALLP, or JMP instruction. <br> (2) Although there is no CALL instruction, the RET instruction exists in the program and has been executed. <br> (3) The CJ, SCJ, CALL, CALLP, or JMP instruction has been executed with its jump destination located below the END instruction. <br> (4) The number of the FOR instructions is different from that of the NEXT instructions. <br> (5) A JMP instruction is given within a FOR to NEXT loop causing the processing to exit <br> the loop. <br> (6) Processing exited subroutine by the JMP instruction before execution of the RET instruction. <br> (7) Processing jumped into a step in a FOR to NEXT loop or into a subroutine by the JMP instruction. | Read the error step by use of peripheral equipment and correct the program at that step. <br> (Insert a jump destination or reduce multiple destinations to one.) |
| "CHK FORMAT ERR" | 14 | - | Stop | (1) Instructions (including NOP) except LD X—, LDI X , AND X and ANI $\times$ are included in the CHK instruction circuit block. <br> (2) Multiple CHK instructions are given. <br> (3) The number of contact points in the CHK instruction circuit block exceeds 150. <br> (4) There is no $H-C J P$ circuit block before the CHK instruction circuit block. <br> (5) The device number of D1 of the CHK\|D1|D2 instruction is different from that of the contact point before the CJ P. instruction. <br> (6) Pointer P254 is not given to the head of the CHK instruction circuit block. <br>  | (1) Check the program in the CHK instruction circuit block according to item (1) to (7) in the left column. <br> Correct problem using the peripheral equipment and perform operation again. <br> (2) This error code is only effective when the input/output control method is a direct method. |

Table 9.2 Error Code List for AnSHCPU (Continue)

| Error Message | Error <br> Code (D9008) | Detailed Error Code (D9092) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { "CAN'T } \\ \text { EXECUTE (I)" } \end{gathered}$ | 15 | - | Stop | (1) Although the interrupt module is used, there is no number of interrupt pointer I, which corresponds to that module, in the program or there are multiple numbers. <br> (2) No IRET instruction has been entered in the interrupt program. <br> (3) There is IRET instruction in other than the interrupt program. | (1) Check for the presence of interrupt program which corresponds to the interrupt unit, create the interrupt program, and reduce the same numbers of $I$. <br> (2) Check if there is IRET instruction in the interrupt program and enter the IRET instruction. <br> (3) Check if there is IRET instruction in other than the interrupt program and delete the IRET instruction. |
| "ROM ERR" | 17 | - | Stop | Parameters and/or sequence programs are not correctly written to the mounted memory cassette. | (1) Correctly write parameters and/or sequence programs to the memory cassette. <br> (2) Remove the memory cassettes that contain no parameters or sequence programs. |
|  |  |  |  | Parameters stored in the memory cassette have exceeded the limit of available program capacity. <br> Ex.) Default parameters (program capacity: 6 k steps) are written to A1NMCA-2KE. | (1) Adjust the program capacity for parameters to the memory cassette used. <br> (2) Use the memory cassette of which memory capacity is larger than the program capacity for parameters. |
| "RAM ERROR" | 20 | - | Stop | The CPU has checked if write and read operations can be performed properly to the data memory area of CPU, and as a result, either or both has not been performed. | Since this CPU hardware error, consult Mitsubishi representative. |
| "OPE. CIRCUIT ERR" | 21 | - | Stop | The operation circuit, which performs the sequence processing in the CPU, does not operate properly. |  |
| "WDT ERROR" | 22 | - | Stop | Scan time exceeds watch dog error monitor time. <br> (1) Scan time of user program has been exceeded for some conditions. <br> (2) Scan time has lengthened due to instantaneous power failure which occurred during scan. | (1) Calculate and check the scan time of user program and reduce the scan time using the CJ instruction or the like. <br> (2) Monitor the content of special register D9005 by use of peripheral equipment. When the content is other than 0 , line voltage is insufficient. When the content is other than 0 , the power voltage is unstable. |
| "END NOT EXECUTE" | 24 | - | Stop | (1) When the END instruction was to be executed, the instruction was read as other instruction code due to noise or the like. <br> (2) The END instruction has changed to another instruction code for some reason. | Reset and run the CPU module again. If the same error is displayed again, it is the CPU hardware error, consult Mitsubishi representative. |
| "WDT ERROR" | 25 | - | Stop | The CJ instruction or the like causes a loop in execution of the sequence program to disable execution of the END instruction. | Check the program for an endless loop and correct. |

Table 9.2 Error Code List for AnSHCPU (Continue)

| Error Message | $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (D9008) } \end{aligned}$ | Detailed Error Code (D9092) | CPU States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "UNIT VERIFY ERR." | 31 | - | Stop or Contin ue (set by para- meter) | I/O module data are different from those at power-on. <br> (1) The I/O module (including the special function module) is incorrectly loaded or has been removed, or a different unit has been loaded. | (1) The bit in special registers D9116 to D9123 corresponding to the module causing the verification error is "1." Use a peripheral device to monitor the registers to locate the "1" bit, and check or replace the corresponding module. <br> (2) To accept the current module arrangement, operate the RUN/STOP key switch to reset. |
| "FUSE BREAK OFF" | 32 | - | Stop or Contin ue (set by para- meter) | (1) The fuse is blown in some output modules. <br> (2) The external power supply for the output load is turned off or it is disconnected. | (1) Check the ERR LED of the output module. Replace the module with the lit LED. <br> (2) Among special registers D9100 to D9107, the bit corresponding to the unit of fuse break is "1" Replace the fuse of a corresponding module. Monitor and check it. <br> (3) Check ON/OFF of the external power supply for the output load. |
| "CONTROLBUS ERR." | 40 | - | Stop | The $\qquad$ and $\square$ instructions cannot be executed. <br> (1) Error of control bus with special function module. | The hardware of the special function module, CPU module or base unit is faulty. Replace the faulty module and check the faulty module. Consult Mitsubishi representative. |
| "SP. UNIT DOWN" | 41 | - | Stop | There is no reply from the special function module during execution of the FROM or TO instruction. <br> (1) The special function module being accessed is faulty. | The hardware of the special function module being accessed is faulty. Consult Mitsubishi representative. |
| "I/O INT. ERROR" | 43 | - | Stop | Interrupt occurs though no interrupt module is installed. | The hardware of a module is faulty. Replace the module and check the faulty module. Consult Mitsubishi representative. |

Table 9.2 Error Code List for AnSHCPU (Continue)

| Error Message | Error <br> Code <br> (D9008) | Detailed Error Code (D9092) | CPU <br> States |  | Error and Cause |  | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "SP. UNIT LAY. ERROR." | 44 | - | Stop | (1) <br> (2) <br> (3) <br> (4) <br> (5) | Three or more computer link modules are installed for a single CPU module. <br> Two or more MELSECNET (II), MELSECNET /B or MELSECNET /10 data link modules are installed. Two or more interrupt modules are installed. <br> A special function module is installed to a slot assigned to the I/O module with parameter setup of the peripheral device, or vice versa. <br> The I/O module or special function module is installed outside the following I/O number ranges, or GOT is connected to the bus. <br> A1SH, A1SJHCPU: X0 to XFF A2SHCPU(S1): X0 to X1FF | (1) <br> (2) <br> (3) <br> (4) <br> (5) | Reduce the number of computer link modules to within two. <br> Reduce the number of MELSECNET (II), MELSECNET /B and MELSECNET /10 data link modules to one. <br> Reduce the number of interrupt modules to one. <br> Using the peripheral device, correct the parameter I/O assignment according to the actual state of installation of the special function modules. Examine the I/O number and remove the modules and GOT installed outside the range specified on the left. |
| "SP. UNIT ERROR" | 46 | - | Stop or Contin ue (set by parameter) | (1) Access (execution of FROM or TO instruction) has been made to a location where no special function module is installed. |  | (1) | Use the peripheral device to read and correct the FROM and/or TO instruction at the error step. |
|  |  | 462 |  | (1) (2) | There is inconsistency in the module name between the special instruction for CC-Link and I/O assignment of the parameter. <br> The location designated by the special instruction for CC-Link is not the master module. | (1) <br> (2) | Correct the module name of I/O assignment of the parameter to that of the special instruction for CC-Link. <br> Use the peripheral device to check and correct the special instruction for CC-Link at the error step. |
| "LINK PARA. ERROR" | 47 | - | Stop or Contin ue (set by parameter) | (1) | There is inconsistency for some reason between the data, which is written by the peripheral device in the parameter area of the link under link range designation using parameter setup, and the link parameter data read by the CPU module. The total number of stations is set at "0." | (1) <br> (2) | Write parameters and check again. <br> If the error persists, there is a fault in hardware. Consult Mitsubishi representative. |

Table 9.2 Error Code List for AnSHCPU (Continue)

| Error Message | $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (D9008) } \end{aligned}$ | Detailed Error Code (D9092) | CPU States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "OPERATION ERROR" | 50 | - |  | (1) The result of BCD conversion exceeds the rated range ("9999" or "99999999"). <br> (2) There is a setting exceeding the rated device range, disabling execution of calculation. <br> (3) The file register is used on the program without designation of the capacity of the file register. | Use the peripheral device to read and correct the error step in the program. (Check the setting range of the device, $B C D$ conversion value and so on.) |
|  |  | 503 |  | The data stored by the designated device or a constant exceeds the allowable range. | Use the peripheral device to read and correct the error step in the program. |
|  |  | 504 |  | The setting quantity of handled data exceeds the allowable range. |  |
|  |  | 509 |  | The number of special instructions for CC-Link executed in each scan exceeds 64. | Reduce the special instructions for CC-Link executed in each scan to within 64. |
|  |  |  |  | A special instruction for CC-Link is executed to a CC-Link module to which no parameter is defined. | Define parameters. |
| "BATTERY ERROR" | 70 | - | Contin ue | (1) The battery voltage is low. <br> (2) The battery lead connector is not connected. | (1) Replace the battery. <br> (2) Connect the lead connector to use the built-in RAM memory or power failure compensation function. |

### 9.4 Error Code List for the AnACPU and A3A Board

Table 9.3 shows the error messages, error codes, description and cause of error and corrective actions of detailed error codes.
Error codes, detailed error codes and error steps are stored in the following special registers.

Error code: D9008
Detailed error code: D9091
Error step: D9010 and D9011
Table 9.3 Error Code List for AnACPU and A3A Board


Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "PARAMETER ERROR" <br> (Checked at power on and at STOP/PAUSE $\rightarrow$ RUN.) | 11 | 111 | STOP | Capacity settings of the main and sub programs, microcomputer program, file register comments, status latch, sampl-ing trace and extension file registers are not within the usable range of the CPU. | Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory. |
|  |  | 112 |  | Total of the set capacity of the main and sub programs, file register comments, status latch, sampling trace and extension file registers exceeds capacity of the memory cassette. |  |
|  |  | 113 |  | Latch range set by parameters or setting of $M$, $L$ or $S$ is incorrect. | Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory |
|  |  | 114 |  | Sum check error |  |
|  |  | 115 |  | Either of settings of the remote RUN/ PAUSE contact point by parameters, operation mode at occurrence of error, annunciator indication mode, or STOP $\rightarrow$ RUN indication mode is incorrect. |  |
|  |  | 116 |  | The MNET-MINI automatic refresh setting by parameters is incorrect. |  |
|  |  | 117 |  | Timer setting by parameters is incorrect. |  |
|  |  | 118 |  | Counter setting by parameters is incorrect. |  |
| "MISSING END INS" <br> (Checked at STOP $\rightarrow$ RUN.) | 12 | 121 | STOP | The END (FEND) instruction is not given in the main program. | Write the END instruction at the end of the main program. |
|  |  | 122 |  | The END (FEND) instruction is not given in the sub program if the sub program is set by parameters. | Write the END instruction at the end of the sub program. |

Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "CAN'T EXECUTE (P)" (Checked at execution of instruction.) | 13 | 131 | STOP | The same device number is used at two or more steps for the pointers ( P ) and interrupt pointers (I) used as labels to be specified at the head of jump destination. | Eliminate the same pointer numbers provided at the head of jump destination. |
|  |  | 132 |  | Label of the pointer $(\mathrm{P})$ specified in the <br> CJ, SCJ, CALL, CALLP, JMP,LEDA/ B FCALL or LEDA/ B instruction is not provided before the END instruction. | Read the error step using a peripheral device, check contents and insert a jump destination pointer (P). |
|  |  | 133 |  | (1) The RET instruction was included in the program and executed though the CALL instruction was not given. <br> (2) The NEXT LEDA/ B BREAK instructions were included in the program and executed though the FOR instruction was not given. <br> (3) Nesting level of the CALL, CALLP and FOR instructions is 6 levels or deeper, and the 6th level was executed. <br> (4) There is no RET or NEXT instruction at execution of the CALL or FOR instruction. | (1) Read the error step using a peripheral device, check contents and correct program of the step. <br> (2) Reduce the number of nesting levels of the CALL, CALLP and FOR instructions to 5 or less. |
|  |  | 134 |  | The CHG $\square$ instruction was included in the program and executed though no sub program was provided. | Read the error step using a peripheral device and delete the CHG instruction circuit block. |
|  |  | 135 |  | (1) LEDA/B IX andLEDA/B IXEND instructions are not paired. <br> (2) There are 33 or more sets ofLEDA/B IX andLEDA/B IXEND instructions. | (1) Read the error step using a peripheral device, check contents and correct program of the step. <br> (2) Reduce the number of sets ofLEDA/B IX <br> and LEDA/B IXEND instructions to 32 or less. |

Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "CHK FORMAT ERR" (Checked at STOP/PAUSE $\rightarrow$ RUN.) | 14 | 141 | STOP | Instructions (including NOP) other than LDX, LDIX, ANDX and ANIX are included in the CHK instruction circuit block. | Check the program of the CHK instruction and correct it referring to contents of detailed error codes. |
|  |  | 142 |  | Multiple CHK instructions are given. |  |
|  |  | 143 |  | The number of contact points in the $\square$ instruction circuit block exceeds 150. |  |
|  |  | 144 |  | The LEDA CHK instructions are not paired with the LEDA\|CHKEND instructions, or 2 or more pairs of them are given. |  |
|  |  | 145 |  | Format of the block shown below, which is provided before the CHK instruction circuit block, is not as specified. $\text { P254 } \longmapsto \text { CJ } \mid \text { PU\| }$ |  |
|  |  | 146 |  | Device number of D1 in the CHK D1 D2 instruction is different from that of the contact point before the CJ P... instruction. |  |
|  |  | 147 |  | Index qualification is used in the check pattern circuit. |  |
|  |  | 148 |  | (1) Multiple check pattern circuits of the LEDA $\mid$ CHK - LEDA $\operatorname{CHKEND}$ instructions are given. <br> (2) There are 7 or more check condition circuits in the LEDA $\mid$ CHK - LEDA $\mid$ CHKEND instructions. <br> (3) The check condition circuits in the LEDA $\mid$ CHK - LEDA $\operatorname{CHKEND}$ instructions are written without using $X$ and $Y$ contact instructions or compare instructions. <br> (4) The check pattern circuits of the LEDA\|CHK - LEDA|CHKEND instructions are written with 257 or more steps. |  |

Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "CAN'T <br> EXECUTE (I)" (Checked at occurrence of interrupt.) | 15 | 151 | STOP | The IRET instruction was given outside of the interrupt program and was executed. | Read the error step using a peripheral device and delete the IRET instruction. |
|  |  | 152 |  | There is no IRET instruction in the interrupt program. | Check the interrupt program if the IRET instruction is given in it. Write the IRET instruction if it is not given. |
|  |  | 153 |  | Though an interrupt module is used, no interrupt pointer (I) which corresponds to the module is given in the program. Upon occurrence of error, the problem pointer (I) number is stored at D9011. | Monitor special register D9011 using a peripheral device, and check if the interrupt program that corresponds to the stored data is provided or if two or more interrupt pointers (I) of the same number are given. Make necessary corrections. |
| "CASSETTE ERROR" | 16 | - | STOP | Memory cassette is not loaded. | Turn off the PC power and load the memory cassette. |
| "RAM ERROR" (Checked at power on.) | 20 | 201 | STOP | The sequence program storage RAM in the CPU module caused an error. | Since this is CPU hardware error, consult Mitsubishi representative. |
|  |  | 202 |  | The work area RAM in the CPU module caused an error. |  |
|  |  | 203 |  | The device memory in the CPU module caused an error. |  |
|  |  | 204 |  | The address RAM in the CPU module caused an error. |  |
| "OPE CIRCUIT ERROR" (Check during execution of END process) | 21 | 211 | STOP | The operation circuit for index qualification in the CPU does not work correctly. | Since this is CPU hardware error, consult Mitsubishi representative. |
|  |  | 212 |  | Hardware (logic) in the CPU does not operate correctly. |  |
|  |  | 213 |  | The operation circuit for sequential processing in the CPU does not operate correctly. |  |
|  |  | 214 |  | The operation circuit for indexing in the END process check of the CPU does not function correctly. |  |
|  |  | 215 |  | Hardware inside the CPU does not function in the END process check of the CPU. |  |
| "WDT ERROR" (Checked at execution of END processing.) | 22 | - | STOP | Scan time is longer than the WDT time. <br> (1) Scan time of the user's program has been extended due to certain conditions. <br> (2) Scan time has been extended due to momentary power failure occurred during scanning. | (1) Calculate and check the scan time of user program and reduce the scan time using the CJ instruction or the like. <br> (2) Monitor contents of special register D9005 using a peripheral device. If the contents are other than 0 , power supply voltage may not be stable. Check power supply and reduce variation in voltage. |

Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "END NOT EXECUTE" (Checked at execution of the END instruction.) | 24 | 241 | STOP | Whole program of specified program capacity was executed without executing the END instructions. <br> (1) When the END instruction was to be executed, the instruction was read as other instruction code due to noise. <br> (2) The END instruction changed to other instruction code due to unknown cause. | (1) Reset and run the CPU again. If the same error recurs, Since this is CPU hardware error, consult Mitsubishi representative. |
| "MAIN CPU DOWN" | 26 | - | STOP | The main CPU is malfunctioning or faulty. | Since this is CPU hardware error, consult Mitsubishi representative |
| "UNIT VERIFY ERR" (Checked continuously.) | 31 | - | Stop or Contin ue (set by parameter) | Current I/O module information is different from that recognized when the power was turned on. <br> (1) The I/O module (including special function modules) connection became loose or the module was disconnected during operation, or wrong module was connected. | Read detailed error code using a peripheral device and check or replace the module which corresponds to the data (I/O head number). <br> Or, monitor special registers D9116 to D9123 using a peripheral device and check or replace the modules if corresponding data bit is "1". |
| "FUSE BREAK OFF" (Checked continuously.) | 32 | - | Stop or Contin ue (set by parameter) | There is an output module of which fuse is blown. | (1) Check the FUSE BLOWN indicator LED on the output module and replace the fuse. <br> (2) Read detailed error code using a peripheral device and replace the fuse of the output module which corresponds to the data (I/O head number). <br> Or, monitor special registers D9100 to D9107 using a peripheral device and replace the fuse of the output module of which corresponding data bit is " 1 ". |
| "CONTROLBUS ERR" | 40 | 401 | STOP | Due to the error of the control bus which connects to special function modules, the FROM/TO instruction cannot be executed. | Since it is a hardware error of special function module, CPU module or base module, replace and check defective module(s). Consult Mitsubishi representative for defective modules. |
|  |  | 402 |  | If parameter I/O assignment is being executed, special function modules are not accessible at initial communication. <br> At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9011. |  |

Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "SP.UNIT DOWN" | 41 | 411 | STOP | Though an access was made to a special function module at execution of the FROM/TO instruction, no response is received. | Since it is hardware error of the special function module to which an access was made, consult Mitsubishi representative. |
|  |  | 412 |  | If parameter I/O assignment is being executed, no response is received from a special function module at initial communication. <br> At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9011. |  |
| "LINK UNIT ERROR" | 42 | - | STOP | (1) Either data link module is loaded to the master station. <br> (2) There are 2 link modules which are set to the master station (station 0). | (1) Remove data link module from the master station. <br> (2) Reduce the number of master stations to 1. Reduce the link modules to 1 when the 3-tier system is not used. |
| "I/O INT. ERROR" | 43 | - | STOP | Though the interrupt module is not loaded, an interrupt occurred. | Since it is hardware error of a module, replace and check a defective module. For defective modules, consult Mitsubishi representative. |
| "SP.UNIT LAY.ERR." | 44 | 441 | STOP | A special function module is assigned as an I/O module, or vice versa, in the I/O assignment using parameters from the peripheral device. | Execute I/O assignment again using parameters from the peripheral device according to the loading status of special function modules. |
|  |  | 442 |  | There are 9 or more special function modules (except the interrupt module) which can execute interruption to the CPU module loaded. | Reduce the special function modules (except the interrupt module) which can execute interrupt start to 8 or less. |
|  |  | 443 |  | There are 2 or more data link modules loaded. | Reduce the data link modules to 1 or less. |
|  |  | 444 |  | There are 7 or more modules such as a computer link module loaded to one CPU module. | Reduce the computer link modules to 6 or less. |
|  |  | 445 |  | There are 2 or more interrupt modules loaded. | Reduce the interrupt modules to 1 or less. |
|  |  | 446 |  | Modules assigned by parameters for MNT/MINI automatic refresh from the peripheral device do not conform with the types of station modules actually linked. | Perform again module assignment for MNT/MINI automatic refresh with parameters according to actually linked station modules. |
|  |  | 447 |  | The number of modules of I/O assignment registration (number of loaded modules) per one CPU module for the special function modules which can use dedicated instructions is larger than the specified limit. (Total of the number of computers shown below is larger than 1344.) $\begin{array}{r} (\mathrm{AD} 59 \times 5) \\ (\mathrm{AD} 57(\mathrm{~S} 1) / \mathrm{AD} 58 \times 8) \\ (\mathrm{AJ} 71 \mathrm{C} 24(\mathrm{~S} 3 / \mathrm{S} 6 / \mathrm{S} 8) \times 10) \\ (\mathrm{AJ} 7 \mathrm{IUC} 24 \times 10) \\ (\mathrm{AJ71C21}(\mathrm{~S} 1)(\mathrm{S} 2) \times 29) \\ (\text { (AJ71PT32(S3) in extension } \\ \text { mode } \times 125) \\ \hline \end{array}$ | Reduce the number of loaded special function modules. |
|  |  |  |  | Total $\quad>1344$ |  |

Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "SP.UNIT ERROR" <br> (Checked at execution of the FROM/TO instruction or the dedicated instructions for special function modules.) | 46 | 461 | Stop or Contin ue (set by parameter) | Module specified by the FROM $\square$ instruction is not a special function module. | Read the error step using a peripheral device and check and correct contents of the FROM/TO instruction of the step. |
|  |  | 462 |  | Module specified by the dedicated instruction for special function module is not a special function module or not a corresponding special function module. | Read the error step using a peripheral device and check and correct contents of the dedicated instruction for special function modules of the step. |
| "LINK PARA. ERROR" | 47 | - | Contin ue | (1) Data written to the parameter areas of the link of which range was set by parameters using a peripheral device does not conform with the data of link parameters read by the CPU. Or, link parameters are not written. <br> (2) Total number of local stations is set at 0 . | (1) Write in parameters again and check. <br> (2) Check setting of station numbers. <br> (3) If the same error indication is given again, it is hardware failure. Consult Mitsubishi representative. |
| "OPERATION ERROR" (Checked at execution of instruction.) | 50 | 501 | Stop or Contin ue (set by parameter) | (1) When file registers (R) are used, operation is executed outside of specified ranges of device numbers and block numbers of file registers (R). <br> (2) File registers are used in the program without setting capacity of file registers. | Read the error step using a peripheral device and check and correct program of the step. <br> Read the error step using a peripheral device and provide interlock with special relay M9066 or modify program structure so that, when the AD57(S1) or AD58 is executing instructions in divided processing mode, other instructions may not be executed to either of them or to another AD57(S1) or AD58 in divided mode. |
|  |  | 502 |  | Combination of the devices specified by instruction is incorrect. |  |
|  |  | 503 |  | Stored data or constant of specified device is not in the usable range. |  |
|  |  | 504 |  | Set number of data to be handled is out of the usable range. |  |
|  |  | 505 |  | (1) Station number specified by the LEDA/ B\|LRDP LCDA/ B|LWTP, LRDP, LWTP instructions is not a local station. <br> (2) Head I/O number specified by the LEDA/B\|RFRP LEDA/B RTOP, RFRP, RTOP instructions is not of a remote station. |  |
|  |  | 506 |  | Head I/O number specified by the LEDA/ B RFRP LEDA/ B RTOP, $\square$ $\square$ instructions is not of a special function module. |  |
|  |  | 507 |  | (1) When the AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed to either of them. <br> (2) When an AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed in divided mode to another AD57(S1) or AD58. |  |

Table 9.3 Error Code List for AnACPU and A3A Board (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "OPERATION ERROR" (Checked at execution of instruction.) | 50 | 509 | STOP | (1) An instruction which cannot be executed by remote terminal modules connected to the MNET/MINI-S3 was executed to the modules. <br> (2) When the PRC instruction was executed to a remote terminal, the communication request registration areas overflowed. <br> (3) The PIDCONT instruction was executed without executing the PIDINIT instruction. <br> The PID57 instruction was executed without executing the PIDINIT or PIDCONT instruction. | (1) Read the error step using a peripheral device and correct the program, meeting loaded conditions of remote terminal modules. <br> (2) Provide interlock using M9081 (communication request registration areas BUSY signal) or D9081 (number of vacant areas in the communication request registration areas) when the PRC instruction is executed to a remote terminal. <br> (3) Execute the PIDCONT instruction after execution of the PIDINIT instruction. <br> Execute the PID57 instruction after execution of the PIDINIT and PIDCONT instructions. |
| "MAIN CPU DOWN" | 60 | - | STOP | (1) The CPU malfunctioned due to noise. <br> (2) Hardware failure. | (1) Take proper countermeasures for noise. <br> (2) Hardware failure. |
|  |  | 602 |  | (1) Failure in the power module, CPU module, main base unit or expansion cable is detected. | (1) Replace the power module, CPU module, main base unit or expansion cable. |
| "BATTERY ERROR" (Checked at power on.) | 70 | - | Contin ue | (1) Battery voltage has lowered below specified level. <br> (2) Battery lead connector is not connected. | (1) Replace battery. <br> (2) If a RAM memory or power failure compensation function is used, connect the lead connector. |

### 9.5 Error Code List for the AnUCPU, A2ASCPU and A2USH board

Table 9.4 shows the error messages, error codes, description and cause of error and corrective actions of detailed error codes. (*: The detailed error codes added to AnUCPU, A2ASCPU and A2USH board)
Error codes, detailed error codes and error steps are stored in the following special registers.

Error code: D9008
Detailed error code: D9091
Error step: D9010 and D9011

Table 9.4 Error Code List for the AnU, A2AS and A2USH board

| Error Massage |  | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "INSTRCT <br> CODE ERR" (Checked when STOP $\rightarrow$ RUN or at execution of instruction.) | 10 | 101 | STOP | Instruction codes which the CPU cannot decode are included in the program. | (1) Read the error step using a peripheral device and correct the program of the step. <br> (2) Check the ROM if it contains instruction codes which cannot be decoded. If it does, replace it with a correct ROM. |
|  |  | 102 |  | Index qualification is specified for a 32-bit constant. | Read the error step using a peripheral device and correct the program of the step. |
|  |  | 103 |  | Device specified by a dedicated instruction is not correct. |  |
|  |  | 104 |  | An dedicated instruction has incorrect program structure. |  |
|  |  | 105 |  | An dedicated instruction has incorrect command name. |  |
|  |  | 106 |  | Index qualification using Z or V is included in the program betweenLEDA/ IX |  |
|  |  | 107 |  | (1) Index qualification is specified for the device numbers and set values in the OUT instruction of timers and counters. <br> (2) Index qualification is specified at the label number of the pointer $(\mathrm{P})$ provided to the head of destination of the CJ, SCJ, CALL, CALLP, JMP, LEDA/B, FCALL and LEDA/B, BREAK instructions or at the label number of the interrupt pointer (I) provided to the head of an interrupt program. |  |
|  |  | 108 |  | Errors other than 101 to 107 mentioned above. |  |

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "PARAMETER ERROR" <br> (Checked at power on and at STOP/PAUSE $\rightarrow$ RUN.) | 11 | 111 | STOP | Capacity settings of the main and sub programs, microcomputer program, file register comments, status latch, sampl-ing trace and extension file registers are not within the usable range of the CPU. | Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory. |
|  |  | 112 |  | Total of the set capacity of the main and sub programs, file register comments, status latch, sampling trace and extension file registers exceeds capacity of the memory cassette. |  |
|  |  | 113 |  | Latch range set by parameters or setting of M, L or S is incorrect. | Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory |
|  |  | 114 |  | Sum check error |  |
|  |  | 115 |  | Either of settings of the remote RUN/ PAUSE contact point by parameters, operation mode at occurrence of error, annunciator indication mode, or STOP $\rightarrow$ RUN indication mode is incorrect. |  |
|  |  | 116 |  | The MNET-MINI automatic refresh setting by parameters is incorrect. |  |
|  |  | 117 |  | Timer setting by parameters is incorrect. |  |
|  |  | 118 |  | Counter setting by parameters is incorrect. |  |
| "MISSING END INS" (Checked at STOP $\rightarrow$ RUN.) | 12 | 121 | STOP | The END (FEND) instruction is not given in the main program. | Write the END instruction at the end of the main program. |
|  |  | 122 |  | The $\square$ END (FEND) instruction is not given in the sub program if the sub program is set by parameters. | Write the END instruction at the end of the sub program. |
|  |  | 123 |  | (1) When subprogram 2 is set by a parameter, there is no END (FEND) instruction in subprogram 2. <br> (2) When subprogram 2 is set by a parameter, subprogram 2 has not been written from a peripheral device. |  |
|  |  | 124 |  | (1) When subprogram 3 is set by a parameter, there is no END (FEND) instruction in subprogram 3. <br> (2) When subprogram 3 is set by a parameter, subprogram 2 has not been written from a peripheral device. |  |

## MELSEC-A

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage |  | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "CAN'T EXECUTE (P)" (Checked at execution of instruction.) | 13 | 131 | STOP | The same device number is used at two or more steps for the pointers (P) and interrupt pointers (I) used as labels to be specified at the head of jump destination. | Eliminate the same pointer numbers provided at the head of jump destination. |
|  |  | 132 |  | Label of the pointer $(\mathrm{P})$ specified in the <br> $\mathrm{CJ}, \mathrm{SCJ}, \mathrm{CALL}, \mathrm{CALLP}, \mathrm{JMP}$,LEDA/ B FCALL or LEDA/ B BREAK instruction is not provided before the END instruction. | Read the error step using a peripheral device, check contents and insert a jump destination pointer (P). |
|  |  | 133 |  | (1) The RET instruction was included in the program and executed though the CALL instruction was not given. <br> (2) The NEXT LEDA B BREAK instructions were included in the program and executed though the FOR instruction was not given. <br> (3) Nesting level of the CALL, CALLP and FOR instructions is 6 levels or deeper, and the 6th level was executed. <br> (4) There is no RET or NEXT instruction at execution of the CALL or FOR instruction. | (1) Read the error step using a peripheral device, check contents and correct program of the step. <br> (2) Reduce the number of nesting levels of the CALL, CALLP and FOR instructions to 5 or less. |
|  |  | 134 |  | The CHG $\square$ instruction was included in the program and executed though no sub program was provided. | Read the error step using a peripheral device and delete the CHG instruction circuit block. |
|  |  | 135 |  | (1) LEDA/ BLEDA/B IXEND instructions are not paired. <br> (2) There are 33 or more sets ofLEDA/B IX LEDA/B IXEND instructions. | (1) Read the error step using a peripheral device, check contents and correct program of the step. <br> (2) Reduce the number of sets ofLEDA/B IX andLEDA/B IXEND instructions to 32 or less. |

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (D9008) } \end{aligned}$ | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "CHK FORMAT ERR" (Checked at STOP/PAUSE $\rightarrow$ RUN.) | 14 | 141 | STOP | Instructions (including NOP) other than LDX, LDIX, ANDX and ANIX are included in the CHK instruction circuit block. | Check the program of the CHK instruction and correct it referring to contents of detailed error codes. |
|  |  | 142 |  | Multiple CHK instructions are given. |  |
|  |  | 143 |  | The number of contact points in the CHK instruction circuit block exceeds 150. |  |
|  |  | 144 |  | The LEDA CHK instructions are not paired with the LEDA $\mid$ CHKEND instructions, or 2 or more pairs of them are given. |  |
|  |  | 145 |  | Format of the block shown below, which is provided before the CHK instruction circuit block, is not as specified. <br> P254 <br> CJ P - |  |
|  |  | 146 |  | Device number of D1 in theCHK D1 instruction is different from that of the contact point before the CJ P. instruction. |  |
|  |  | 147 |  | Index qualification is used in the check pattern circuit. |  |
|  |  | 148 |  | (1) Multiple check pattern circuits of the LEDA $\operatorname{CHK}$ - LEDA CHKEND instructions are given. <br> (2) There are 7 or more check condition circuits in the LEDA $\mid$ CHK - LEDA $\mid$ CHKEND instructions. <br> (3) The check condition circuits in the LEDA CHK - LEDA $\operatorname{CHKEND}$ instructions are written without using $X$ and $Y$ contact instructions or compare instructions. <br> (4) The check pattern circuits of the LEDA $\mid$ CHK - LEDA $\mid$ CHKEND instructions are written with 257 or more steps. |  |
| "CAN'T EXECUTE (I)" (Checked at occurrence of interrupt.) | 15 | 151 | STOP | The IRET instruction was given outside of the interrupt program and was executed. | Read the error step using a peripheral device and delete the IRET instruction. |
|  |  | 152 |  | There is no IRET instruction in the interrupt program. | Check the interrupt program if the IRET instruction is given in it. Write the IRET instruction if it is not given. |
|  |  | 153 |  | Though an interrupt module is used, no interrupt pointer (I) which corresponds to the module is given in the program. Upon occurrence of error, the problem pointer (I) number is stored at D9011. | Monitor special register D9011 using a peripheral device, and check if the interrupt program that corresponds to the stored data is provided or if two or more interrupt pointers (I) of the same number are given. Make necessary corrections. |

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (D9008) } \end{aligned}$ | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "CASSETTE ERROR" | 16 | - | STOP | Memory cassette is not loaded. | Turn off the PC power and load the memory cassette. |
| "RAM ERROR" (Checked at power on.) | 20 | 201 | STOP | The sequence program storage RAM in the CPU module caused an error. | Since this is CPU hardware error, consult Mitsubishi representative. |
|  |  | 202 |  | The work area RAM in the CPU module caused an error. |  |
|  |  | 203 |  | The device memory in the CPU module caused an error. |  |
|  |  | 204 |  | The address RAM in the CPU module caused an error. |  |
| "OPE CIRCUIT ERROR" (Checked at power on.) | 21 | 211 | STOP | The operation circuit for index qualification in the CPU does not work correctly. | Since this is CPU hardware error, consult Mitsubishi representative. |
|  |  | 212 |  | Hardware (logic) in the CPU does not operate correctly. |  |
|  |  | 213 |  | The operation circuit for sequential processing in the CPU does not operate correctly. |  |
| "OPE. CIRCUIT ERR." <br> (Checked at execution of the END instruction) |  | 214 |  | In the END processing check, the operation circuit for index qualification in the CPU does not work correctly. |  |
|  |  | 215 |  | In the END processing check, the hardware in the CPU does not operate correctly. |  |
| "WDT ERROR" (Checked at execution of END processing.) | 22 | - | STOP | Scan time is longer than the WDT time. <br> (1) Scan time of the user's program has been extended due to certain conditions. <br> (2) Scan time has been extended due to momentary power failure occurred during scanning. | (1) Calculate and check the scan time of user program and reduce the scan time using the CJ instruction or the like. <br> (2) Monitor contents of special register D9005 using a peripheral device. If the contents are other than 0 , power supply voltage may not be stable. Check power supply and reduce variation in voltage. |
| "END NOT EXECUTE" (Checked at execution of the END instruction.) | 24 | 241 | STOP | Whole program of specified program capacity was executed without executing the END instructions. <br> (1) When the END instruction was to be executed, the instruction was read as other instruction code due to noise. <br> (2) The END instruction changed to other instruction code due to unknown cause. | (1) Reset and run the CPU again. If the same error recurs, Since this is CPU hardware error, consult Mitsubishi representative. |
| "MAIN CPU DOWN" | 26 | - | STOP | The main CPU is malfunctioning or faulty. | Since this is CPU hardware error, consult Mitsubishi representative |
| "UNIT VERIFY ERR" (Checked continuously.) | 31 | - | Stop or Contin ue (set by parameter) | Current I/O module information is different from that recognized when the power was turned on. <br> (1) The I/O module (including special function modules) connection became loose or the module was disconnected during operation, or wrong module was connected. | Read detailed error code using a peripheral device and check or replace the module which corresponds to the data (//O head number). <br> Or, monitor special registers D9116 to D9123 using a peripheral device and check or replace the modules if corresponding data bit is " 1 ". |

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "FUSE BREAK OFF" (Checked continuously.) | 32 | - | Stop or Contin ue (set by parameter) | (1) There is an output module of which fuse is blown. <br> (2) The external power supply for output load is turned OFF or is not connected. | (1) Check the FUSE BLOWN indicator LED on the output module and replace the fuse. <br> (2) Read detailed error code using a peripheral device and replace the fuse of the output module which corresponds to the data (I/O head number). <br> Or, monitor special registers D9100 to D9107 using a peripheral device and replace the fuse of the output module of which corresponding data bit is " 1 ". <br> (3) Check the ON/OFF status of the e xternal power supply for output I oad. |
| "CONTROLBUS ERR" | 40 | 401 | STOP | Due to the error of the control bus which connects to special function modules, the FROM TO instruction cannot be executed. | Since it is a hardware error of special function module, CPU module or base module, replace and check defective module(s). Consult Mitsubishi representative for defective modules. |
|  |  | 402 |  | If parameter I/O assignment is being executed, special function modules are not accessible at initial communication. <br> At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9011. |  |
| "SP.UNIT DOWN" | 41 | 411 | STOP | Though an access was made to a special function module at execution of the FROM TO instruction no response is received. | Since it is hardware error of the special function module to which an access was made, consult Mitsubishi representative. |
|  |  | 412 |  | If parameter I/O assignment is being executed, no response is received from a special function module at initial communication. <br> At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9011. |  |
| "LINK UNIT ERROR" | 42 | - | STOP | (1) Either data link module is loaded to the master station. <br> (2) There are 2 link modules which are set to the master station (station 0). | (1) Remove data link module from the master station. <br> (2) Reduce the number of master stations to 1. <br> Reduce the link modules to 1 when the 3-tier system is not used. |
| "I/O INT. ERROR" | 43 | - | STOP | Though the interrupt module is not loaded, an interrupt occurred. | Since it is hardware error of a module, replace and check a defective module. For defective modules, consult Mitsubishi representative. |

## MELSEC-A

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "SP.UNIT LAY.ERR." | 44 | 441 | STOP | A special function module is assigned as an I/O module, or vice versa, in the I/O assignment using parameters from the peripheral device. | Execute I/O assignment again using parameters from the peripheral device according to the loading status of special function modules. |
|  |  | 442 |  | There are 9 or more special function modules (except the interrupt module) which can execute interruption to the CPU module loaded. | Reduce the special function modules (except the interrupt module) which can execute interrupt start to 8 or less. |
|  |  | 443 |  | There are 2 or more data link modules loaded. | Reduce the data link modules to 1 or less. |
|  |  | 444 |  | There are 7 or more modules such as a computer link module loaded to one CPU module. | Reduce the computer link modules to 6 or less. |
|  |  | 445 |  | There are 2 or more interrupt modules loaded. | Reduce the interrupt modules to 1 or less. |
|  |  | 446 |  | Modules assigned by parameters for MNT/MINI automatic refresh from the peripheral device do not conform with the types of station modules actually linked. | Perform again module assignment for MNT/MINI automatic refresh with parameters according to actually linked station modules. |
|  |  | 447 |  | The number of modules of I/O assignment registration (number of loaded modules) per one CPU module for the special function modules which can use dedicated instructions is larger than the specified limit. (Total of the number of computers shown below is larger than 1344.) | Reduce the number of loaded special function modules. |
|  |  | 448* |  | (1) Five or more network modules have been installed. <br> (2) A total of five or more of network modules and data link modules have been installed. | Make the total of the installed network modules and data link modules four or less. |

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "SP.UNIT ERROR" <br> (Checked at execution of the FROM/TO instruction or the dedicated instructions for special function modules.) | 46 | 461 | Stop or Contin ue (set by parameter) | Module specified by the FROM $\square$ instruction is not a special function module. | Read the error step using a peripheral device and check and correct contents of the FROM / TO instruction of the step. |
|  |  | 462 |  | (1) Module specified by the dedicated instruction for special function module is not a special function module or not a corresponding special function module. <br> (2) A command was issued to a CCLink module with function version under B . <br> (3) A CC-Link dedicated command was issued to a CC-Link module for which the network parameters have not been set. | (1) Read the error step using a peripheral device and check and correct contents of the dedicated instruction for special function modules of the step. <br> (2) Replace with a CC-Link module having function version $B$ and above. <br> (3) Set the parameters. |
| "LINK PARA. ERROR" | 47 | 0 | Contin ue | [When using MELSECNET/(II)] <br> (1) When the link range at a data link CPU which is also a master station (station number $=00$ ) is set by parameter setting at a peripheral device, for some reason the data written to the link parameter area differs from the link parameter data read by the CPU. Alternatively, no link parameters have been written. <br> (2) The total number of slave stations is set at 0 . | (1) Write the parameters again and check. <br> (2) Check the station number settings. <br> (3) Persistent error occurrence may indicate a hardware fault. Consult your nearest Mitsubishi representative, explaining the nature of the problem. |
|  |  | 470* |  | [When using MELSECNET/10] <br> (1) The contents of the network refresh parameters written from a peripheral device differ from the actual system at the base unit. <br> (2) The network refresh parameters have not been written. | Write the network refresh parameters again and check. |
|  |  | 471* |  | [When using MELSECNET/10] <br> (1) The transfer source device range and transfer destination device range specified for the internetwork transfer parameters are in the same network. <br> (2) The specified range of transfer source devices or transfer destination devices for the internetwork transfer parameters spans two or more networks. <br> (3) The specified range of transfer source devices or transfer destination devices for the internetwork transfer parameters is not used by the network. | Write the network parameters again and check. |
|  |  | 472* |  | [When using MELSECNET/10] <br> The contents of the routing parameters written from a peripheral device differ from the actual network system. | Write the routing parameters again and check. |

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause |  | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "LINK PARA. ERROR" | 47 | 473* | Contin ue | [When using MELSECNET/10] <br> (1) The contents of the network parameters for the first link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the first link unit have not been written. <br> (3) The setting for the total number of stations is 0 . | (1) Write the parameters again and check. <br> (2) Check the station number settings. <br> (3) Persistent error occurrence may indicate a hardware fault. Consult your nearest Mitsubishi representative, explaining the nature of the problem. <br> (1) Write the parameters in again and check. <br> (2) If the error appears again, there is a problem with the hardware. Consult your nearest System Service, sales office or branch office. |  |
|  |  | 474* |  | [When using MELSECNET/10] <br> (1) The contents of the network parameters for the second link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the second link unit have not been written. <br> (3) The setting for the total number of stations is 0 . |  |  |
|  |  | 475* |  | [When using MELSECNET/10] <br> (1) The contents of the network parameters for the third link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the third link unit have not been written. <br> (3) The setting for the total number of stations is 0 . |  |  |
|  |  | 476* |  | [When using MELSECNET/10] <br> (1) The contents of the network parameters for the fourth link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the fourth link unit have not been written. <br> (3) The setting for the total number of stations is 0 . |  |  |
|  |  | 477 |  | A ink parameter error was detected by the CC-Link module. |  |  |

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | $\begin{gathered} \text { Error } \\ \text { Code } \\ \text { (D9008) } \end{gathered}$ | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "OPERATION ERROR" (Checked at execution of instruction.) | 50 | 501 | Stop or Contin ue (set by parameter) | (1) When file registers (R) are used, operation is executed outside of specified ranges of device numbers and block numbers of file registers (R). <br> (2) File registers are used in the program without setting capacity of file registers. | Read the error step using a peripheral device and check and correct program of the step. |
|  |  | 502 |  | Combination of the devices specified by instruction is incorrect. |  |
|  |  | 503 |  | Stored data or constant of specified device is not in the usable range. |  |
|  |  | 504 |  | Set number of data to be handled is out of the usable range. |  |
|  |  | 505 |  | (1) Station number specified by the LEDA/ B\|LRDP LCDA/ B LWWTP, LRDP, LWTP instructions is not a local station. <br> (2) Head I/O number specified by the LEDA/B\|RFRP LEDA/B RTOP, RFRP, RTOP instructions is not of a remote station. |  |
|  |  | 506 |  | Head I/O number specified by the LEDA/ B $\mid$ RFRP LEDA/ B $\operatorname{RTOP}$, $\square$ $\square$ instructions is not of a special function module. |  |
|  |  | 507 |  | (1) When the AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed to either of them. <br> (2) When an AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed in divided mode to another AD57(S1) or AD58. | Read the error step using a peripheral device and provide interlock with special relay M9066 or modify program structure so that, when the AD57(S1) or AD58 is executing instructions in divided processing mode, other instructions may not be executed to either of them or to another AD57(S1) or AD58 in divided mode. |
|  |  | 508 |  | A CC-Link dedicated command was issued to three or more CC-Link modules. | The CC-Link dedicated command can be issued only to two or less CC-Link modules. |

## MELSEC-A

Table 9.4 Error Code List for the AnU, A2AS and A2USH board (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "OPERATION ERROR" (Checked at execution of instruction.) | 50 | 509 | STOP | (1) An instruction which cannot be executed by remote terminal modules connected to the MNET/MINI-S3 was executed to the modules. <br> (2) Though there are 32 entries of FROM or TO instructions registered with a PRC instruction in the mailbox (memory area waiting for execution), another PRC instruction is executed to cause an overflow in the mail box (memory area waiting for execution). <br> (3) The PIDCONT instruction was executed without executing the PIDINIT instruction. The PID57 instruction was executed without executing the PIDINIT or PIDCONT instruction. The program presently executed was specified by the ZCHG instruction. <br> (4) The number of CC-Link dedicated command executed in one scan exceeded 10. | (1) Read the error step using a peripheral device and correct the program, meeting loaded conditions of remote terminal modules. <br> (2) Use special register D9081 (number of empty entries in mailbox) or special relay M9081 (BUSY signal of mail box) to suppress registration or execution of the PRC instruction. <br> (3) Correct the program specified by the ZCHG instruction to other. <br> (4) Set the number of CC-Link dedicated commands executed in one scan to 10 or less. |
| "MAIN CPU DOWN" | 60 | - | STOP | (1) The CPU malfunctioned due to noise. <br> (2) Hardware failure. | (1) Take proper countermeasures for noise. <br> (2) Hardware failure. |
|  |  | 602 |  | (1) Failure in the power module, CPU module, main base unit or expansion cable is detected. | (1) Replace the power module, CPU module, main base unit or expansion cable. |
| "BATTERY ERROR" (Checked at power on.) | 70 | - | Contin ue | (1) Battery voltage has lowered below specified level. <br> (2) Battery lead connector is not connected. | (1) Replace battery. <br> (2) If a RAM memory or power failure compensation function is used, connect the lead connector. |

### 9.6 Error Code List for the QCPU-A (A Mode)

Meanings and causes of error message, error codes, detailed error codes and corrective actions are described.

Table 9.5 Error Code List for the QCPU-A (A Mode)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "INSTRCT CODE ERR" <br> (Checked when STOP $\rightarrow$ RUN or at execution of instruction.) | 10 | 101 | STOP | Instruction codes which the CPU module cannot decode are included in the program. | (1) Read the error step using a peripheral device and correct the program of the step. <br> (2) Check the ROM if it contains instruction codes which cannot be decoded. If it does, replace it with a correct ROM. |
|  |  | 102 |  | Index qualification is specified for a 32bit constant. | Read the error step using a peripheral device and correct the program of the step. |
|  |  | 103 |  | Device specified by a dedicated instruction is not correct. |  |
|  |  | 104 |  | A dedicated instruction has incorrect program structure. |  |
|  |  | 105 |  | A dedicated instruction has incorrect command name. |  |
|  |  | 106 |  | Index qualification using Z or V is included in the program betweenLEDA/ IX |  |
|  |  | 107 |  | (1) Index qualification is specified for the device numbers and set values in the OUT instruction of timers and counters. <br> (2) Index qualification is specified at the label number of the pointer $(P)$ provided to the head of destination of the CJ, SCJ. $\square$ $\square$ CALLP $\qquad$ JMP LEDA/B FCALL and LEDA/ B the label number of the interrupt pointer (I) provided to the head of an interrupt program. |  |
|  |  | 108 |  | Errors other than 101 to 107 mentioned above. |  |
| "PARAMETER ERROR" (Checked at power on and at STOP/PAUSE $\rightarrow$ RUN.) | 11 | 111 | STOP | Capacity settings of the main and sub programs, microcomputer program, file register comments, status latch, sampling trace and extension file registers are not within the usable range of the CPU. | Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory. |
|  |  | 112 |  | Total of the set capacity of the main and sub programs, file register comments, status latch, sampling trace and extension file registers exceeds capacity of the memory cassette. |  |
|  |  | 113 |  | Latch range set by parameters or setting of $M$, $L$ or $S$ is incorrect. |  |
|  |  | 114 |  | Sum check error |  |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "PARAMETER ERROR" <br> (Checked at power on and at STOP/PAUSE $\rightarrow$ RUN.) | 11 | 115 | STOP | Either of settings of the remote RUN/PAUSE contact point by parameters, operation mode at occurrence of error, annunciator indication mode, or STOP $\rightarrow$ RUN indication mode is incorrect. | Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory. |
|  |  | 116 |  | The MNET-MINI automatic refresh setting by parameters is incorrect. |  |
|  |  | 117 |  | Timer setting by parameters is incorrect. |  |
|  |  | 118 |  | Counter setting by parameters is incorrect. |  |
| "MISSING END INS" <br> (Checked at STOP $\rightarrow$ RUN.) | 12 | 121 | STOP | The END (FEND) instruction is not given in the main program. | Write the END instruction at the end of the main program. |
|  |  | 122 |  | The END (FEND) instruction is not given in the sub program if the sub program is set by parameters. | Write the END instruction at the end of the sub program. |
| "CAN'T EXECUTE (P)" (Checked at execution of instruction.) | 13 | 131 | STOP | The same device number is used at two or more steps for the pointers ( P ) and interrupt pointers (I) used as labels to be specified at the head of jump destination. | Eliminate the same pointer numbers provided at the head of jump destination. |
|  |  | 132 |  | Label of the pointer (P) specified in the <br> CJ, SCJ, CALL, CALLP, JMP, LEDA B FCALL or LEDA/ B BREAK instruction is not provided before the END instruction. | Read the error step using a peripheral device, check contents and insert a jump destination pointer (P). |
|  |  | 133 |  | (1) The RET instruction was included in the program and executed though the CALL instruction was not given. <br> (2) The NEXT and LEDA/ B BREAK instructions were included in the program and executed though the FOR instruction was not given. <br> (3) Nesting level of the CALL, CALLP and FOR instructions is 6 levels or deeper, and the 6th level was executed. <br> (4) There is no RET or NEXT instruction at execution of the CALL or FOR instruction. | (1) Read the error step using a peripheral device, check contents and correct program of the step. <br> (2) Reduce the number of nesting levels of the CALL, CALLP and FOR instructions to 5 or less. |
|  |  | 134 |  | The CHG instruction was included in the program and executed though no sub program was provided. | Read the error step using a peripheral device and delete the CHG instruction circuit block. |
|  |  | 135 |  | (1) LEDA/B IX andLEDA/B IXEND instructions are not paired. <br> (2) There are 33 or more sets ofLEDA/ IX andLEDA/B IXEND instructions. | (1) Read the error step using a peripheral device, check contents and correct program of the step. <br> (2) Reduce the number of sets ofLEDA/ B IX instructions to 32 or less. |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "CHK FORMAT ERR" <br> (Checked at STOP/PAUSE $\rightarrow$ RUN.) | 14 | 141 | STOP | Instructions (including NOP) other than LDX, LDIX, ANDX and ANIX are included in the CHK instruction circuit block. | Check the program of the CHK instruction and correct it referring to contents of detailed error codes. |
|  |  | 142 |  | Multiple CHK instructions are given. |  |
|  |  | 143 |  | The number of contact points in the CHK instruction circuit block exceeds 150. |  |
|  |  | 144 |  | The LEDA CHK instructions are not paired with the LEDA $\operatorname{CHKEND}$ instructions, or 2 or more pairs of them are given. |  |
|  |  | 145 |  | Format of the block shown below, which is provided before the CHK instruction circuit block, is not as specified. $\text { P254-1 н н н }- \text { CHK }$ |  |
|  |  | 146 |  | Device number of D1 in the CHK D1\| D2 instruction is different from that of the contact point before the CJ P? instruction. |  |
|  |  | 147 |  | Index qualification is used in the check pattern circuit. |  |
|  |  | 148 |  | (1) Multiple check pattern circuits of the LEDA CHK - LEDA CHKEND instructions are given. <br> (2) There are 7 or more check condition circuits in the LEDA CHK - LEDA CHKEND instructions. <br> (3) The check condition circuits in the LEDA $\operatorname{CHK}$ - LEDA CHKEND instructions are written without using X and Y contact instructions or compare instructions. <br> (4) The check pattern circuits of the LEDA $\operatorname{CHK}$ - LEDA CHKEND instructions are written with 257 or more steps. |  |
| "CAN'T EXECUTE (I)" (Checked at occurrence of interrupt.) | 15 | 151 | STOP | The IRET instruction was given outside of the interrupt program and was executed. | Read the error step using a peripheral device and delete the IRET instruction. |
|  |  | 152 |  | There is no IRET instruction in the interrupt program. | Check the interrupt program if the $\square$ IRET instruction is given in it. Write the $\square$ instruction if it is not given. |
|  |  | 153 |  | Though an interrupt module is used, no interrupt pointer (I) which corresponds to the module is given in the program. Upon occurrence of error, the problem pointer (I) number is stored at D9011. | Monitor special register D9011 using a peripheral device, and check if the interrupt program that corresponds to the stored data is provided or if two or more interrupt pointers (I) of the same number are given. Make necessary corrections. |
| $\begin{aligned} & \text { "CASSETTE } \\ & \text { ERROR" } \end{aligned}$ | 16 | - | STOP | (1) A memory card is inserted or removed while the CPU module is ON. <br> (2) An invalid memory card is inserted. | (1) Do not insert or remove a memory card while the CPU module is ON. <br> (2) Insert an available memory card. |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "RAM ERROR" <br> (Checked at power on.) | 20 | 201 | STOP | The sequence program storage RAM in the CPU module caused an error. | Since this is CPU hardware error, consult Mitsubishi representative. |
|  |  | 202 |  | The work area RAM in the CPU module caused an error. |  |
|  |  | 203 |  | The device memory in the CPU module caused an error. |  |
|  |  | 204 |  | The address RAM in the CPU module caused an error. |  |
| "OPE CIRCUIT ERROR" (Checked at power on.) | 21 | 211 | STOP | The operation circuit for index qualification in the CPU does not work correctly. | Since this is CPU hardware error, consult Mitsubishi representative. |
|  |  | 212 |  | Hardware (logic) in the CPU does not operate correctly. |  |
|  |  | 213 |  | The operation circuit for sequential processing in the CPU does not operate correctly. |  |
| "OPE. CIRCUIT ERR." <br> (Checked at execution of the END instruction.) |  | 214 |  | In the END processing check, the operation circuit for index qualification in the CPU does not work correctly. |  |
|  |  | 215 |  | In the END processing check, the hardware in the CPU does not operate correctly. |  |
| "WDT ERROR" <br> (Checked at execution of END processing.) | 22 | - | STOP | Scan time is longer than the WDT time. <br> (1) Scan time of the user's program has been extended due to certain conditions. <br> (2) Scan time has been extended due to momentary power failure occurred during scanning. | (1) Check the scan time of the user's program and shorten it using the CJ instructions. <br> (2) Monitor contents of special register D9005 using a peripheral device. If the contents are other than 0 , power supply voltage may not be stable. Check power supply and reduce variation in voltage. |
| "END NOT EXECUTE" <br> (Checked at execution of the END instruction.) | 24 | 241 | STOP | Whole program of specified program capacity was executed without executing the END instructions. <br> (1) When the END instruction was to be executed, the instruction was read as other instruction code due to noise. <br> (2) The END instruction changed to other instruction code due to unknown cause. | (1) Reset and run the CPU again. If the same error recurs, Since this is CPU hardware error, consult Mitsubishi representative. |
| "MAIN CPU DOWN" | 26 | - | STOP | The main CPU is malfunctioning or faulty. | Since this is CPU hardware error, consult Mitsubishi representative. |
| "UNIT VERIFY ERR" <br> (Checked continuously.) | 31 | - | Stop or Contin ue (set by parameter) | Current I/O module information is different from that recognised when the power was turned on. <br> (1) The I/O module (including special function modules) connection became loose or the module was disconnected during operation, or wrong module was connected. | Read detailed error code using a peripheral device and check or replace the module which corresponds to the data (l/O head number). <br> Or, monitor special registers D9116 to D9123 using a peripheral device and check or replace the modules if corresponding data bit is "1". |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "FUSE BREAK OFF" <br> (Checked continuously.) | 32 | - | Stop or <br> Contin <br> ue (set by param eter) | (1) There is an output module of which fuse is blown. <br> (2) The external power supply for output load is turned OFF or is not connected. | (1) Check the FUSE BLOWN indicator LED on the output module and replace the fuse. <br> (2) Read detailed error code using a peripheral device and replace the fuse of the output module which corresponds to the data (I/O head number). <br> Or, monitor special registers D9100 to D9107 using a peripheral device and replace the fuse of the output module of which corresponding data bit is " 1 ". <br> (3) Check the ON/OFF status of the external power supply for output load. |
| "CONTROLBUS ERR" | 40 | 401 | STOP | Due to the error of the control bus which connects to special function modules, the FROM TO instruction cannot be executed. | Since it is a hardware error of special function module, CPU module or base module, replace and check defective module(s). Consult Mitsubishi representative for defective modules. |
|  |  | 402 |  | If parameter I/O assignment is being executed, special function modules are not accessible at initial communication. At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9010. |  |
|  |  | 403 |  | Hardware failure. |  |
|  |  | 405 |  | (1) The expansion cable is not properly connected. <br> (2) QA1S base failure. The base information is different from that obtained at power on. <br> The failed base is stored in D9068 as a bit pattern. <br> The failed base is stored in D9010 from the upper stage. | (1) Connect the expansion cable properly. <br> (2) The hardware failure occurs in the special function, CPU, or base module. Replace the module and find the faulty one. Describe the problem to the nearest system service, retail store, or corporate office, and obtain advice. |
| "SP.UNIT DOWN" | 41 | 411 | STOP | Though an access was made to a special function module at execution of the $\square$ FROM $\square$ instruction no response is received. | Since it is hardware error of the special function module to which an access was made, consult Mitsubishi representative. |
|  |  | 412 |  | If parameter I/O assignment is being executed, no response is received from a special function module at initial communication. <br> At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9011. |  |
| "LINK UNIT ERROR" | 42 | - | Contin ue | Two of data link module is specified as master stations. | Specify one of data link module as a master station and another as a local station. |
| "I/O INT. ERROR" | 43 | - | STOP | Though the interrupt module is not loaded, an interrupt occurred. | Since it is hardware error of a module, replace and check a defective module. For defective modules, consult Mitsubishi representative. |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage | Error <br> Code (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "SP.UNIT LAY.ERR." | 44 | 441 | STOP | A special function module is assigned as an I/O module, or vice versa, in the I/O assignment using parameters from the peripheral device. | Execute I/O assignment again using parameters from the peripheral device according to the loading status of special function modules. |
|  |  | 442 |  | There are 9 or more special function modules (except the interrupt module) which can execute interruption to the CPU module loaded. | Reduce the special function modules (except the interrupt module) which can execute interrupt start to 8 or less. |
|  |  | 443 |  | There are 2 or more data link modules loaded. | Reduce the data link modules to 1 or less. |
|  |  | 444 |  | There are 7 or more modules such as a computer link module loaded to one CPU module. | Reduce the computer link modules to 6 or less. |
|  |  | 445 |  | There are 2 or more interrupt modules loaded. | Reduce the interrupt modules to 1. |
|  |  | 446 |  | Modules assigned by parameters for MNT/MINI automatic refresh from the peripheral device do not conform with the types of station modules actually linked. | Perform again module assignment for MNT/MINI automatic refresh with parameters according to actually linked station modules. |
|  |  | 447 |  | The number of modules of I/O assignment registration (number of loaded modules) per one CPU module for the special function modules which can use dedicated instructions is larger than the specified limit. (Total of the number of computers shown below is larger than 1344.) $\begin{array}{r} (\text { A1SJ71C24-R2(PRF/R4) } \times 10) \\ (\mathrm{A} 1 \mathrm{SJ} 71 \mathrm{CC} 24 \times 10) \\ (\mathrm{A} 1 \mathrm{SJ71PT} 32-\mathrm{S} 3 \times 125) \\ +\quad(\mathrm{A} 1 \mathrm{SJ71PT} 32(\mathrm{~S} 3) * \times 125) \\ \hline \text { Total } \end{array}$ | Reduce the number of loaded special function modules. <br> *Available when the extension mode is used. |
|  |  | 448 |  | (1) Five or more network modules have been installed. <br> (2) A total of five or more of network modules and data link modules have been installed. | (1) Reduce the number to four or less. <br> (2) Reduce the total number to four or less. |
|  |  | 449 |  | An invalid base module is used. Failure of base module hardware. | Use an available base module. Replace the failed base module. |
| "SP.UNIT ERROR" <br> (Checked at execution of the FROM/TO instruction or the dedicated instructions for special function modules.) | 46 | 461 | Stop or <br> Contin <br> ue (set by param eter) | Module specified by the FROM/TO instruction is not a special function module. | Read the error step using a peripheral device and check and correct contents of the FROM TO instruction of the step. |
|  |  | 462 |  | (1) Module specified by the dedicated instruction for special function module is not a special function module or not a corresponding special function module. <br> (2) A command was issued to a CCLink module with function version under $B$. <br> (3) A CC-Link dedicated command was issued to a CC-Link module for which the network parameters have not been set. | (1) Read the error step using a peripheral device and check and correct contents of the dedicated instruction for special function modules of the step. <br> (2) Replace with a CC-Link module having function version $B$ and above. <br> (3) Set the parameters. |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "LINK PARA. ERROR" | 47 | 0 | Stop or <br> Contin <br> ue (set by param eter) | [When using MELSECNET/(II)] <br> (1) When the link range at a data link CPU which is also a master station (station number $=00$ ) is set by parameter setting at a peripheral device, for some reason the data written to the link parameter area differs from the link parameter data read by the CPU. Alternatively, no link parameters have been written. <br> (2) The total number of slave stations is set at 0 . | (1) Write the parameters again and check. <br> (2) Check the station number settings. <br> (3) Persistent error occurrence may indicate a hardware fault. Consult your nearest Mitsubishi representative, explaining the nature of the problem. |
|  |  | 470 |  | [When using MELSECNET/10] <br> (1) The contents of the network refresh parameters written from a peripheral device differ from the actual system at the base unit. <br> (2) The network refresh parameters have not been written. | Write the network refresh parameters again and check. |
|  |  | 471 |  | [When using MELSECNET/10] <br> (1) The transfer source device range and transfer destination device range specified for the internetwork transfer parameters are in the same network. <br> (2) The specified range of transfer source devices or transfer destination devices for the internetwork transfer parameters spans two or more networks. <br> (3) The specified range of transfer source devices or transfer destination devices for the internetwork transfer parameters is not used by the network. |  |
|  |  | 472 |  | [When using MELSECNET/10] The contents of the routing parameters written from a peripheral device differ from the actual network system. |  |
|  |  | 473 |  | [When using MELSECNET/10] <br> (1) The contents of the network parameters for the first link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the first link unit have not been written. <br> (3) The setting for the total number of stations is 0 . | (1) Write the parameters again and check. <br> (2) Check the station number settings. <br> (3) Persistent error occurrence may indicate a hardware fault. Consult your nearest Mitsubishi representative, explaining the nature of the problem. |
|  |  | 474 |  | [When using MELSECNET/10] <br> (1) The contents of the network parameters for the second link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the second link unit have not been written. <br> (3) The setting for the total number of stations is 0 . |  |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage |  | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "LINK PARA. ERROR" | 47 | 475 <br> 476 <br> 477 | Stop or Contin ue (set by param eter) | [When using MELSECNET/10] <br> (1) The contents of the network parameters for the third link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the third link unit have not been written. <br> (3) The setting for the total number of stations is 0 . <br> [When using MELSECNET/10] <br> (1) The contents of the network parameters for the fourth link unit, written from a peripheral device, differ from the actual network system. <br> (2) The link parameters for the fourth link unit have not been written. <br> (3) The setting for the total number of stations is 0 . <br> A link parameter error was detected by the CC-Link module. | (1) Write the parameters again and check. <br> (2) Check the station number settings. <br> (3) Persistent error occurrence may indicate a hardware fault. Consult your nearest Mitsubishi representative, explaining the nature of the problem. |
| "OPERATION ERROR" <br> (Checked at execution of instruction.) | 50 | $\begin{aligned} & \hline 501 \\ & \hline 502 \\ & \hline 503 \\ & \hline 504 \\ & \hline 505 \\ & \hline 506 \\ & \hline \end{aligned}$ | Stop or Contin ue (set by param eter) | (1) When file registers (R) are used, operation is executed outside of specified ranges of device numbers and block numbers of file registers (R). <br> (2) File registers are used in the program without setting capacity of file registers. <br> Combination of the devices specified by instruction is incorrect. <br> Stored data or constant of specified device is not in the unable range. <br> Set number of data to be handled is out of the unable range. <br> (1) Station number specified by the LEDA/ B \|LRDP, LEDA/B|LWTP, LRDP, LWTP instructions is not a local station. <br> (2) Head I/O number specified by the LEDA/ B $\operatorname{RFRP}$, LEDA/ B RTOP, RFRP, RTOP instructions is not of a remote station. <br> Head I/O number specified by the LEDA/B\|RFRP, LEDA/B|RTOP, <br> RFRP, RTOP instructions is not of a special function module. | Read the error step using a peripheral device and check and correct program of the step. |

Table 9.5 Error Code List for the QCPU-A (A Mode) (Continue)

| Error Massage | Error <br> Code <br> (D9008) | Detailed Error Code (D9091) | CPU <br> States | Error and Cause | Corrective Action |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "OPERATION ERROR" <br> (Checked at execution of instruction.) | 50 | 507 | Stop or Contin ue (set by param eter) | (1) When the AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed to either of them. <br> (2) When an AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed in divided mode to another AD57(S1) or AD58. | AD57 (S1) and AD58 cannot be used with QCPU-A. <br> Review the program. |
|  |  | 508 |  | A CC-Link dedicated command was issued to three or more CC-Link modules. | The CC-Link dedicated command can be issued only to two or less CC-Link modules. |
|  |  | 509 |  | (1) An instruction which cannot be executed by remote terminal modules connected to the MNET/MINI-S3 was executed to the modules. <br> (2) Though there are 32 entries of FROM or TO instructions registered with a PRC instruction in the mailbox (memory area waiting for execution), another PRC instruction is executed to cause an overflow in the mail box (memory area waiting for execution). <br> (3) The PIDCONT instruction was executed without executing the PIDINIT instruction. <br> The PID57 instruction was executed without executing the PIDINIT or PIDCONT instruction. The program presently executed was specified by the ZCHG instruction. <br> (4) The number of CC-Link dedicated command executed in one scan exceeded 10. | (1) Read the error step using a peripheral device and correct the program, meeting loaded conditions of remote terminal modules. <br> (2) Use special register D9081 (number of empty entries in mailbox) or special relay M9081 (BUSY signal of mail box) to suppress registration or execution of the PRC instruction. <br> (3) Correct the program specified by the ZCHG instruction to other. <br> (4) Set the number of CC-Link dedicated commands executed in one scan to 10 or less. |
| "MAIN CPU DOWN" | 60 | - | STOP | (1) The CPU malfunctioned due to noise. <br> (2) Hardware failure. | (1) Take proper countermeasures for noise. <br> (2) Since it is hardware error, consult Mitsubishi representative. |
|  |  | 602 |  | (1) Failure of the power module, CPU module, main base unit or expansion cable is detected. | (1) Replace the power module, CPU module, main base unit or expansion cable. |
| "BATTERY ERROR" <br> (Checked at power on.) | 70 | - | Contin ue | (1) The battery voltage for the CPU module has dropped below the specified value. <br> (2) The lead connector of the CPU module battery is disconnected. (M9006 is ON.) <br> (3) The battery voltage for the memory card has dropped below the specified value. (M9048 is ON.) | (1) Replace the battery of the CPU module. <br> (2) Connect the lead connector when using the standard RAM or the memory retention function during power failure. <br> (3) Replace the battery of the memory card. |

MEMO

## Appendix 1 LISTS OF SPECIAL RELAYS AND SPECIAL REGISTERS

## Appendix 1.1 List of Special Relays

The special relays are the internal relays that have specific applications in the sequencer. Therefore, do not turn the special register ON/OFF on the program. (Except for the ones marked by $* 1$ or $* 2$ in the table.)

Table 1.1 Special Relay List

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $M 9000^{* 1}$ | Fuse blown | OFF: Normal ON: Fuse blown unit | - Turned on when there is one or more output units of which fuse has been blown or external power supply has been turned off (only for small type). Remains on if normal status is restored. <br> Output modules of remote I/O stations are also checked fore fuse condition. | $\bigcirc$ | Usable with all types of CPUs Only remote I/O) station information is valid for A2C. |
| M9002 ${ }^{* 2}$ | I/O unit verify error | OFF: Normal ON: Error | - Turned on if the status of I/O module is different from entered status when power is turned on. Remains on if normal status is restored. <br> I/O module verification is done also to remote I/O station modules. <br> (Reset is enabled only when special registers D9116 to D9123 are reset.) | 0 | Usable with all types of CPUs Only remote I/O) station information is valid for A2C. |
| M9004 | MINI link master module error | OFF: Normal <br> ON: Error | - Turned on when the MINI (S3) link error is detected on even one of the MINI (S3) link modules being loaded. Remains on if normal status is restored. |  | Dedicated to AnA, A2AS, AnU and QCPU-A (A Mode) |
| M9005 ${ }^{* 1}$ | AC DOWN detection | OFF: AC power good <br> ON: AC power DOWN | - Turned on when an momentary power failure of 20 msec or less occurred. <br> Reset when POWER switch is moved from OFF to ON position. | O | Usable with all types of CPUs. |
| M9006 | Battery low | OFF: Normal ON: Battery low | - Turned on when battery voltage reduces to less than specified. Turned off when battery voltage becomes normal. | $\bigcirc$ | Usable with all types of CPUs. |
| $\begin{gathered} { }^{* 1} \\ \text { M9007 } \end{gathered}$ | Battery low latch | OFF: Normal ON: Battery low | - Turned on when battery voltage reduces to less than specified. Remains on if battery voltage becomes normal | $\bigcirc$ | Usable with all types of CPUs. |
| $\begin{array}{r} * 1 \\ \text { M9008 } \end{array}$ | Self-diagnostic error | OFF: No error ON: Error | - Turned on when error is found as a result of selfdiagnosis. | $\bigcirc$ | Usable with all types of CPUs. |
| M9009 | Annunciator detection | OFF: No detection <br> ON: Detected | - Turned on when OUT $F$ of SET $F$ instruction is executed. Switched off when D9124 data is zeroed. | $\bigcirc$ | Usable with all types of CPUs. |
| M9010 | Operation error flag | OFF: No error ON: Error | - Turned on when operation error occurs during execution of application instruction. Turned off when error is eliminated. | $\triangle$ | Unusable with A3H, A3M, AnA, A2AS, A3A board, AnU and QCPU-A (A Mode). |
| $\underset{\text { M9011 }}{* 1}$ | Operation error flag | OFF: No error <br> ON: Error | - Turned on when operation error occurs during execution of application instruction. Remains on if normal status is restored. | $\bigcirc$ | Usable with all types of CPUs. |
| M9012 | Carry flag | OFF: Carry off ON: Carry on | - Carry flag used in application instruction. | $\bigcirc$ | Usable with all types of CPUs. |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9016 | Data memory clear flag | OFF: No processing ON: Output clear | - Clears the data memory including the latch range (other than special relays and special registers) in remote run mode from computer, etc. when M9016 is on. | $\bigcirc$ | Usable with all types of CPUs. |
| M9017 | Data memory clear flag | OFF: No processing <br> ON: Output clear | - Clears the unlatched data memory (other than special relays and special registers) in remote run mode from computer, etc. when M9017 is on. | $\bigcirc$ | Usable with all types of CPUs. |
| $\begin{array}{r} * 2 \\ \text { M9018 } \\ \hline \end{array}$ | Data link monitor switching | OFF: F link ON: R link | - Specifies the lines to be monitored for link monitoring. | - | Dedicated to A3V. |
| M9020 | User timing clock No. 0 |  | - Relay that repeats on/off at intervals of predetermined scan. <br> - When power is turned on or reset is per-formed, the clock starts with off. <br> - Set the intervals of on/off by DUTY instruction. | $\bigcirc$ | Usable with all types of CPUs. |
| M9021 | User timing clock No. 1 |  |  |  |  |
| M9022 | User timing clock No. 2 |  |  |  |  |
| M9023 | User timing clock No. 3 |  |  |  |  |
| M9024 | User timing clock No. 4 |  |  |  |  |
| M9025 | Clock data set request | OFF: No processing <br> ON: Set requested | - Writes clock data from D9025-D9028 to the clock element after the END instruction is executed during the scan in which M9025 has changed from off to on. | $\triangle$ | Unusable with An, A3H, A3M, A3V, A 2 C and A 0 J 2 H . |
| M9026 | Clock data error | OFF: No error ON: Error | - Switched on by clock data (D9025 to D9028) error and switched off without an error. | $\triangle$ | Unusable with An, A3H, A3M, A3V, A2C and AOJ2H. |
| M9027 | Clock data display | OFF: No processing ON: Display | - Clock data such as month, day, hour, minute and minute are indicated on the CPU front LED display. | $\triangle$ | Usable with A3N, A3A, A3U, A4U, A73 and A3N board. |
| $\begin{array}{r} * 2 \\ \text { M9028 } \end{array}$ | Clock data read request | OFF: No processing ON: Read request | - Reads clock data to D9025-D9028 in BCD when M9028 is on. | $\triangle$ | Unusable with An, A3H, A3M, A3V, A2C and A0J2H. |
| M9029 | Data communication request batch process | OFF: No batch process ON: Batch process | - Turn M9029 on in the sequence program to process all data communication requests, which have been received in the entire scan, during END process of the scan. <br> - The data communication request batch process can be turned on or off during operation. <br> - OFF in default state (Each data communication request is processed at the END process in the order of reception.) | $\triangle$ | Usable with AnU and A2US(H). |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9030 | 0.1 second clock | $\begin{gathered} 0.05 \\ \text { seconds } \\ \text { seconds } \\ 0.05 \\ \hline \end{gathered}$ | - 0.1 second, 0.2 second, 1 second, 2 second, and 1 minute clocks are generated. <br> - Not turned on and off per scan but turned on and off even during scan if corresponding time has elapsed. <br> - Starts with off when power is turned on or reset is performed. | $\triangle$ | Unusable with A3V. |
| M9031 | 0.2 second clock | $\begin{aligned} & 0.1 \\ & \text { seconds } \\ & \text { seconds } \\ & 0.1 \\ & \hline \end{aligned}$ |  |  |  |
| M9032 | 1 second clock | 0.5 <br> 0.5 <br> seconds |  |  |  |
| M9033 | 2 second clock | second |  |  |  |
| M9034 | 1 minute clock | $\underset{\text { seconds }}{\frac{30}{\text { seconds }}} \begin{aligned} & 30 \\ & \text { sen } \end{aligned}$ |  |  |  |
| M9036 | Normally ON | ON <br> OFF | - Used as dummy contacts of initialization and application instruction in sequence program. <br> - M9036 and M9037 are turned on and off without regard to position of key switch on CPU front. M9038 and M9039 are under the same condition as RUN status except when the key switch is at STOP position, and turned off and on. Switched off if the key switch is in STOP position. M9038 is on for one scan only and M9039 is off for one scan only if the key switch is not in STOP position. | $\bigcirc$ | Usable with all types of CPU |
| M9037 | Normally OFF | ON OFF |  |  |  |
| M9038 | On only for 1 scan after run | $\begin{aligned} & \mathrm{ON} \longrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longleftrightarrow 4 \end{aligned}$ |  |  |  |
| M9039 | RUN flag (off only for 1 scan after run) | $\mathrm{ON} \longleftrightarrow 1$ scan |  |  |  |
| M9040 | PAUSE enable <br> coil | OFF: PAUSE disabled ON: PAUSE enabled | - When RUN key switch is at PAUSE position or remote pause contact has turned on and if M9040 is on, PAUSE mode is set and M9041 is turned on. | 0 | Usable with all types of CPU |
| M9041 | PAUSE status contact | OFF: Not during pause ON: During pause |  |  |  |
| M9042 | Stop status contact | OFF: Not during stop <br> ON: During stop | - Switched on when the RUN key switch is in STOP position. | O | Usable with all types of CPU |
| M9043 | Sampling trace completion | OFF: During sampling trace <br> ON: Sampling trace completion | - Turned on upon completion of sampling trace performed the number of times preset by parameter after STRA instruction is executed. Reset when STRAR instruction is executed. | $\triangle$ | Unusable with A1 and A1N. |
| M9044 | Sampling trace | OFF $\rightarrow$ ON: STRA Same as execution ON $\rightarrow$ OFF: STRAR Same as execution | - Turning on/off M9044 can execute STRA/ STRAR instruction. <br> (M9044 is forcibly turned on/off by a peripheral device.) <br> When switched from OFF to ON: STRA instruction When switched from ON to OFF: STRAR instruction <br> The value stored in D9044 is used as the condition for the sampling trace. <br> At scanning, at time $\rightarrow$ Time ( 10 msec unit) | $\triangle$ | Unusable with A1 and A1N. |
| M9045 | Watchdog timer (WDT) reset | OFF: WDT not reset ON: WDT reset | - Turn on M9045 to reset the WDT upon execution of a ZCOM instruction or data communication request batch process. (Use this function for scan times exceeding 200 ms .) | $\triangle$ | Unusable with A1 and A1N. |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9046 | Sampling trace | OFF: Except during trace ON: During trace | - Switched on during sampling trace. | $\triangle$ | Unusable with A1 and A1N. |
| M9047 | Sampling trace preparation | OFF: Sampling trace stop ON: Sampling trace start | - Turn on M9047 to execute sampling trace. Sampling trace is interrupted if M9047 is turned off. | $\triangle$ | Unusable with A1 and A1N. |
| M9048 | RUN LED flicker flag | ON: Flickers at annunciator on. OFF: No flicker at annunciator on. | - Sets whether the RUN LED flickers or not when the annunciator relay $\mathrm{F}_{\mathrm{c} \cdot \mathrm{j}} \mathrm{j}$ is turned on when the A 0 J 2 H is used. | - | Usable with AOJ2H. |
| M9048 | Memory card battery voltage detection | OFF: Low voltage is not detected. <br> ON: Low voltage is detected. | - Turned ON when the drop in the battery voltage for the memory card is detected. (Automatically turned OFF when the voltage recovers to normal.) | - | Dedicated to QCPU-A (A Mode) |
| M9049 | Switching the number of output characters | OFF: Up to NUL code are output. <br> ON: 16 characters are output. | - When M9049 is off, up to NUL (00Н) code are output. <br> - When M9049 is on, ASCII codes of 16 characters are output. | $\triangle$ | Unusable with An, A3V, A2C and A52G |
| M9050 | Operation result storage memory change contact (for CHG instruction) | OFF: Not changed ON: Changed | - Switched on to exchange the operation result storage memory data and the save area data. | - | Dedicated to A3 |
| M9051 | CHG instruction execution disable | OFF: Enable <br> ON: Disable | - Switched on to disable the CHG instruction. <br> - Switched on when program transfer is requested and automatically switched off when transfer is complete. | - | Usable with A3, A3N, A3H, A3M, A3V, A3A, A3U, A4U, A73 and A3N board |
| M9052 | instruction switching | OFF: 7SEG display ON: Partial refresh | - Switched on to execute the SEG instruction as a partial refresh instruction. <br> Switched off to execute the SEG instruction as a 7SEG display instruction. | $\triangle$ | Unusable with An, A3H, A3M, A3V, AnA, AnU, A3V and A3A board |
| M9053 | EI/DI <br> instruction switching | OFF: Sequence interrupt control <br> ON: Link interrupt control | - Switched on to execute the link refresh enable, disable (EI, DI) instructions. | $\triangle$ | Unusable with An, A3V and A3N board |
| M9054 | STEP RUN flag | OFF: Other than step run ON: During step run | - Switched on when the RUN key switch is in STEP RUN position. | $\triangle$ | Unusable with An, AnS, AnSH, A1FX, A2C, A0J2H, and A52G |
| M9055 | Status latch complete flag | OFF: Not complete ON: Complete | - Turned on when status latch is completed. Turned off by reset instruction. | $\triangle$ | Unusable with A1 and A1N. |
| M9056 | Main program P, I set request | OFF: Other than P, I set request <br> ON: P, I set request | - Provides P, I set request after transfer of the other program (for example subprogram when main program is being run) is complete during run. Automatically switched off when P , I setting is complete. | - | Usable with A3, A3N, A3H, A3M, A3V, A3A, A73, |
| M9057 | Subprogram 1 P, I set request | OFF: Except during P, I set request <br> ON: During $\mathrm{P}, \mathrm{I}$ set request |  |  | A3U, A4U and A3N board |
| M9060 | Subprogram 2 <br> P, I set request |  |  | - | Dedicated to A4U |
| M9061 | Subprogram 3 <br> P , I set request |  |  |  |  |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9060 | Remote terminal error | OFF: Normal ON: Error | - Turned on when one of remote terminal modules has become a faulty station. <br> (Communication error is detected when normal communication is not restored after the number of retries set at D9174.) <br> - Turned off when communication with all re-mote terminal modules is restored to normal with automatic online return enabled. <br> - Remains on when automatic online return is disabled. <br> - Not turned on or off when communication is suspended at error detection. | - | Usable with A2C and A52G |
| M9061 | Communication error | OFF: Normal ON: Error | - Turned on when communication with a remote terminal module or an I/O module is faulty. <br> - Communication error occurs due to the following reasons. <br> - Initial data error <br> - Cable breakage <br> - Power off for remote terminal modules or I/O modules <br> - Turned off when communication is restored to normal with automatic online return enabled <br> - Remains on when communication is suspended at error detection with automatic online return disabled. | - | Usable with A2C and A52G |
| M9065 | Divided transfer status |  | - Turned on when canvas screen transfer to AD57 (S1)/AD58 is done by divided processing, and turned off at completion of divided processing. | - | Usable with AnA, and AnU. |
| M9066 | Transfer processing switching | OFF: Batch transfer ON: Divided transfer | - Turned on when canvas screen transfer to AD57 (S1)/AD58 is done by divided processing. | - | Usable with AnA, and AnU. |
| M9067 | I/O module error detection | OFF: Normal ON: Error | - Turned on when one of I/O modules has become a faulty station. <br> ( Communication error is detected when normal communication is not restored after the number of retries set at D9174.) <br> - Turned off when communication with all I/O modules is restored to normal with automatic online return enabled. <br> - Remains on when automatic online return is disabled. <br> - Not turned on or off when communication is suspended at error detection. | - | Usable with A2C and A52G. |
| M9068 | Test mode | OFF: Automatic online return enabled Automatic online return disabled Communication suspended at online error ON: Line check | - Turned on when line check with I/O modules and remote terminal modules is performed. <br> - Turned off when communication with I/O modules and remote terminal modules is per-formed. | - | Usable with A2C and A52G. |
| M9069 | Output at line error | OFF: All outputs are turned off. <br> ON: Outputs are retained. | - Sets whether all outputs are turned off or retained at communication error. <br> OFF:...........All outputs are turned off at communication error. <br> ON:............Outputs before communication error are retained. | - | Usable with A2C and A52G. |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \quad * 2 \\ & \text { M9070 } \end{aligned}$ | Time required for search of A8UPU/A8PUJ | OFF: Reading time reduction OFF <br> ON: Reading time reduction ON | - Turn on to reduce the search time of A8UPU/A8PUJ. (In this case, the scan time of the CPU module extends by $10 \%$.) | $\triangle$ | Usable with AnU and A2US(H). |
| $\begin{array}{r} * 1 \\ \text { M9073 } \end{array}$ | WDT error flag | OFF: No WDT error ON: WDT error | - Turns on when WDT error is detected by the selfcheck of the PCPU. | - | Dedicated to A73. |
| M9073 | Clock data set request | OFF: No processing ON: Set request is made | - The clock data registered in D9073 to D9076 is written to the clock device after the execution of the END instruction of the scan in which the state of M9073 changes from OFF to ON. | - | Dedicated to A2CCPUC24 (-PRF) |
| M9073 | Setting of writing to flash ROM | OFF: Disables writing to ROM <br> ON: Enables writing to ROM | - Turned on to enable writing to the flash ROM. (DIP switch 3 should be set to ON.) | - | Dedicated to QCPU-A (A Mode) |
| M9074 | PCPU ready complete flag | OFF: PCPU ready incomplete <br> ON: PCPU ready complete | - Set if the motor is not running when it is checked at PC ready (M2000) on. Turned off when M2000 is turned off. | - | Dedicated to A73. |
| M9074 | Clock data error | OFF: No error <br> ON: Error occurred | - This goes ON when a clock data (D9073 to D9076) error occurs. This remains OFF when there is no error. | - | $\begin{aligned} & \text { Dedicated to } \\ & \text { A2CCPUC24 } \\ & \text { (-PRF) } \\ & \hline \end{aligned}$ |
| M9074 | Request for writing to flash ROM | OFF $\rightarrow$ ON: Starts writing to ROM | - When turned from OFF to ON, writing to the standard ROM is started. | - | Dedicated to QCPU-A (A Mode) |
| M9075 | Test mode flag | OFF: Other than test mode <br> ON: Test mode | - Turned ON when a test mode request is made from a peripheral device. Reset when test mode is finished. | - | Dedicated to A73. |
| M9075 | Successful completion of writing to standard ROM | OFF: Failed writing to ROM <br> ON: Successfully completed writing to ROM | - Turned on when writing to the standard ROM is successfully completed. <br> (This status is stored in D9075.) | - | Dedicated to QCPU-A (A Mode) |
| M9076 | External emergency stop input flag | $\begin{array}{\|c\|} \hline \text { OFF: External emergency } \\ \text { stop input is on. } \\ \text { ON: } \begin{array}{c} \text { External emergency } \\ \text { stop input is off. } \end{array} \\ \hline \end{array}$ | - Turned off when the external emergency stop input connected to the EMG terminal of A70SF is turned on. Turned on when the external emergency stop input is turned off. | - | Dedicated to A73. |
| M9076 | Clock data read request | OFF: No procesing ON: Read request is made | - When M9076 is ON, clock data is read out to D9073 to D 9076 in BCD values. | - | Dedicated to A2CCPUC24 (-PRF) |
| M9076 | Status of writing to standard ROM | OFF: Writing to ROM disabled <br> ON: Writing to ROM enabled | - Turns ON when writing to standard ROM is enabled. (Turns ON when DIP switch and M9073 are ON.) | - | Dedicated to QCPU-A (A Mode) |
| M9077 | Manual pulse generator axis setting error flag | OFF: All axes normal ON: Error axis detected | - Turned on when there is an error in the contents of manual pulse generator axis setting. Turned off if all axes are normal when the manual pulse generator enable flag is turned on. | - | Dedicated to A73. |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9077 | Sequence accumulation time measurement | OFF: Time not elapsed ON: Time elapsed | - Compares the setting va elapsed from the start of (accumulation time) at ev the following operations: Setting value > Accumula Turns M9077 ON and time. <br> Setting value $<$ Accumul Turns M9077 from ON accumulation time. W clears the accumulatio <br> * When 1 to 255 is desig turned ON at the first scan <br> * When the value other th D9077, the value in D907 is always turned OFF. | lue at D9077 with the time measurement very scan. Then, performs <br> ation time: clears the accumulation <br> ation time: to OFF and clears the hen M9077 is already OFF, on time. nated at D9077, M9077 is can. <br> han 1 to 255 is designated at 077 is reset to 0 and M9077 | - | Dedicated to QCPU-A (A Mode) |
| M9078 | Test mode request error flag | OFF: No error ON: Error | - Turned on when test mod test mode request was m device. Turned off if test making another test mod | de is not available though a made from a peripheral mode becomes available by e request. | - | Dedicated to A73. |
| M9079 | Servo program setting error flag | OFF: No data error ON: Data error | - Turned on when the posit program designated by the an error. <br> Turned off when the data DSFRP instruction is ex | tioning data of the servo DSFRP instruction has has no error after the xecuted again. | - | Dedicated to A73. |
| M9080 | BUSY flag for execution of CCLink dedicated instruction | OFF: Number of remaining instructions executable simultaneously: 1 to 10 <br> ON: Number of remaining instructions executable simultaneously: 0 | Turned ON/OFF according to the number of remaining instructions (RIRD RIWT RISEND RIRCV) being executable simultaneously at one scan. <br> OFF: Number of remaining instructions executable simultaneously: 1 to 10 <br> ON: Number of remaining instructions executable simultaneously: 0 <br> By assigning M9080 as execution condition, the number of instructions above executed simultaneously at one scan can be limited to 10 or less. <br> * 4: This function is available with the CPU of the following S/W versions or later. |  | $\triangle$ | Can be used only with AnU, A2US, or AnSH, QCPU-A (A Mode) *4 |
|  |  |  | CPU Type Name | Software Version |  |  |
|  |  |  | Q02CPU-A, Q02HCPU-A, <br> Q06HCPU-A <br> A1SJHCPU, A1SHCPU, <br> A2SHCPU | Available with all versions |  |  |
|  |  |  | A2UCPU(S1), A3UCPU, A4UCPU | S/W version Q (Manufactured in July, 1999) |  |  |
|  |  |  | A2USCPU(S1) | S/W version E (Manufactured in July, 1999) |  |  |
|  |  |  | A2USHCPU-S1 | S/W version L (Manufactured in July, 1999) |  |  |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9081 | Registration area busy signal for communication request | OFF: Communication <br>  request to remote <br>  terminal modules <br>  enabled <br> ON: Communication <br>  request to remote <br> terminal modules  <br>  disabled | - Indication of communication enable/disable to remote terminal modules connected to the MINI (S3) link module, A2C or A52G. | - | Usable with AnA, AnA, AnU, A2AS, QCPU-A (A Mode) A2C and A52G. |
| M9082 | Final station number disagreement | OFF: Final station number agreement Final station number disagreement | - Turned on when the final station number of the remote terminal modules and remote $1 / O$ modules connected to the A2C or A52G disagrees with the total number of stations set in the initial setting. <br> - Turned off when the final station number agrees with the total number of stations at STOP $\rightarrow$ RUN | - | Dedicated to A2C and A52G. |
| $\begin{array}{r} * 2 \\ \text { M9084 } \end{array}$ | Error check | OFF: Checks enabled <br> ON: Checks disabled | - Specify whether the following errors are to be checked or not after the END instruction is executed (to set END instruction processing time): <br> - Fuse blown <br> - I/O unit verify error <br> - Battery error | $\triangle$ | Unusable with An, A2C and A3V. |
| M9086 | BASIC program RUN flag | OFF: A3M-BASIC stop ON: A3M-BASIC run | - Turned on when the A3M-BASIC is in RUN state, and turned off when it is in STOP state. | - | Dedicated to A3M |
| M9087 | BASIC program PAUSE flag | OFF: A3M-BASIC RUN enable <br> ON: A3M-BASIC disable | - Specifies enable/disable of A3M-BASIC execution when the A3MCPU is in PAUSE state. <br> OFF: A3M-BASIC is executed. <br> ON: A3M-BASIC is not executed. | - | Dedicated to A3M. |
| M9090 | Power supply problem status on the PC side | OFF: Normal ON: Power off | - Turns on if the power to the PC side is shut off when the external power supply is connected to the CPU board. <br> It stays on even after the status becomes normal. | - | Dedicated to A2USH board |
| M9091 | Operation error detail flag | OFF: No error ON: Error | - Turned on when an operation error detail factor is stored at D9091, and remains ON after normal state is restored. | - | Usable with AnA, A2AS, AnU and QCPU-A (A Mode). |
| $\text { M9091 }{ }^{*}$ | Microcomputer subroutine call error flag | OFF: No error ON: Error | - Turned on when an error occurred at execution of the microcomputer program package, and remains ON after normal state is restored. | - | Unusable with AnA, A2AS, AnU and QCPU-A (A Mode). |
| M9092 | External power supply problem status | OFF: Normal ON: Power off | - Turns on when the external power being supplied to the CPU board is shut off. <br> It stays on even after the status becomes normal. | - | Dedicated to A2USH board |
| M9092 | Duplex power supply overheat error | OFF: Normal ON: Overheat | - Turned on when overheat of a duplex power supply module is detected. | - | Dedicated to A3V. |
| M9093 | Duplex power supply error | OFF: Normal ON: Failure or AC power supply down | - Turned on when a duplex power supply module caused failure or the AC power supply is cut down. | - | Dedicated to A3V. |
| $\begin{gathered} * 2 * 3 \\ \text { M9094 } \end{gathered}$ | I/O change flag | OFF: Changed ON: Not changed | - After the head address of the required I/O module is set to D9094, switching M9094 on allows the I/O module to be changed in online mode. (One module is only allowed to be changed by one setting.) <br> - To be switched on in the program or peripheral device test mode to change the module during CPU RUN. To be switched on in peripheral device test mode to change the module during CPU STOP. <br> - RUN/STOP mode must not be changed until I/O module change is complete. | - | Usable with An, AnN, AnA, AnU. |

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9095 | Duplex operation verify error | OFF: Normal ON: Duplex operation verify error | - During duplex operation of the operating CPU with a stand-by CPU, verification is performed by the both to each other. Turned on when a verify error occurred. | - | Dedicated to A3V. |
| M9096 | A3VCPU A selfcheck error | OFF: No error ON: Error | - Turn on when a self-check error occurred on the A3VCPU A mounted next to the A3VTU. | - | Dedicated to A3V. |
| M9097 | A3VCPU B selfcheck error | OFF: No error ON: Error | - Turn on when a self-check error occurred on the A3VCPU B mounted next to the A3VCPU A. | - | Dedicated to A3V. |
| M9098 | A3VCPU C selfcheck error | OFF: No error ON: Error | - Turn on when a self-check error occurred on the A3VCPU C mounted next to the A3VCPU B. | - | Dedicated to A3V. |
| M9099 | A3VTU selfcheck error | OFF: No error ON: Error | - Turned on when a self-check error occurred on the A3VTU. | - | Dedicated to A3V. |
| M9100 | SFC program registration | OFF: No SFC program ON: SFC program registered | - Turned on if the SFC program is registered, and turned off if it is not. | - | Usable with AnN* AnA * , AnU, A2AS, QCPU-A (A Mode), A2C, A0J2H, AnS, AnSH, A1FX and A52G. |
| $\begin{aligned} & \quad * 2 \\ & \text { M9101 } \end{aligned}$ | SFC program start/stop | OFF: SFC program stop ON: SFC program start | - Should be turned on by the program if the SFC program is to be started. If turned off, operation output of the execution step is turned off and the SFC program is stopped. | - | Usable with AnN*, AnA * , AnU, A2AS, QCPU-A (A Mode), A2C, A0J2H, AnS, AnSH, A1FX and A52G. |
| $\begin{array}{r} * 2 \\ \text { M9102 } \end{array}$ | SFC program starting status | OFF: Initial start ON: Continuous start | - Selects the starting step when the SFC program is restarted using M9101. <br> ON: Started with the step of the block being executed when the program stopped. <br> OFF: All execution conditions when the SFC program stopped are cleared, and the program is started with the initial step of block 0 . <br> - Once turned on, the program is latched in the system and remains on even if the power is turned off. Should be turned off by the sequence program when turning on the power, or when starting with the initial step of block 0 . | - | Usable with $\mathrm{AnN} *$, AnA *, AnU, A2AS, QCPU-A (A Mode), A2C, A0J2H, AnS, AnSH, A1FX and A52G. |
| $\begin{gathered} * 2 \\ \text { M9103 } \end{gathered}$ | Consecutive step transfer enable/disable | OFF: Consecutive step transfer disable <br> ON: Consecutive step transfer enable | - Selects consecutive or step-by-step transfer of steps of which transfer conditions are established when all of the transfer conditions of consecutive steps are established. <br> $\mathrm{ON}:$ Consecutive transfer is executed. <br> OFF: One step per one scan is transferred. | - | Usable with $\mathrm{AnN} *$, AnA * , AnU, A2AS, QCPU-A (A Mode), A2C, A0J2H, AnS, AnSH, A1FX and A52G. |
| M9104 | Consecutive transfer prevention flag | OFF: Transfer complete ON: Transfer incomplete | - Turned on when consecutive transfer is not executed with consecutive transfer enabled. Turned off when transfer of one step is completed. <br> Consecutive transfer of a step can be prevented by writing an AND condition to corresponding M9104. | - | Usable with AnN *, AnA *, AnU, A2AS, QCPU-A (A Mode), A2C, AOJ2H, AnS, AnSH, A1FX and A52G. |

*: Usable with AnN and AnA which are compatible with SFC.
For the AnN and AnA which are compatible with SFC, refer to the MELSAP-II Programming Manual.

Table 1.1 Special Relay List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} * 2 \\ \text { M9108 } \end{gathered}$ | Step transfer monitoring timer start (corresponds to D9108) | OFF: Monitoring timer reset <br> ON: Monitoring timer reset start | - Turned on when the step transfer monitoring timer is started. Turned off when the monitoring timer is reset. | - | Usable with AnN *, $\mathrm{AnA} *, \mathrm{AnU}$, A2AS, QCPU-A (A Mode), A2C, AOJ2H, AnS, AnSH, A1FX and A52G. |
| $\begin{gathered} * 2 \\ \text { M9109 } \end{gathered}$ | Step transfer monitoring timer start (corresponds to D9109) |  |  |  |  |
| $\text { M9110 }{ }^{* 2}$ | Step transfer monitoring timer start (corresponds to D9110) |  |  |  |  |
| $\begin{gathered} * 2 \\ \text { M9111 } \end{gathered}$ | Step transfer monitoring timer start (corresponds to D9111) |  |  |  |  |
| $\begin{gathered} * 2 \\ \text { M9112 } \end{gathered}$ | Step transfer monitoring timer start (corresponds to D9112) |  |  |  |  |
| $\begin{gathered} * 2 \\ \mathrm{M} 9113 \end{gathered}$ | Step transfer monitoring timer start (corresponds to D9113) |  |  |  |  |
| $\begin{array}{r} * 2 \\ \text { M9114 } \end{array}$ | Step transfer monitoring timer start (corresponds to D9114) |  |  |  |  |

*: Usable with AnN and AnA which are compatible with SFC.
For the AnN and AnA which are compatible with SFC, refer to the MELSAP-II Programming Manual.

Table 1.1 Special Relay List (Continue)

| Number | Name | Description |  |  | Details |  | Applicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9180 | Active step sampling trace complete flag | OFF: Trace start ON: Trace complete |  |  | - Turned on when sampling trace of all specified blocks is completed. Turned off when sampling trace is started. |  | Usable with AnN *, <br> AnA * , AnU, <br> A2AS, QCPU-A <br> (A Mode), A2C, <br> A0J2H, AnS, <br> AnSH, A1FX and A52G. |
| M9181 | Active step sampling trace execution flag | OFF: Trace not executed <br> ON: Trace being executed. |  |  | - Turned on when sampling trace is being executed. Turned off when sampling trace is completed or suspended. |  | Usable with AnN*, <br> $\mathrm{AnA} *, \mathrm{AnU}$, <br> A2AS, QCPU-A <br> (A Mode), A2C, <br> AOJ2H, AnS, <br> AnSH, A1FX and A52G. |
| M9182 ${ }^{* 2}$ | Active step sampling trace enable | OFF: Trace <br> disable/suspend <br> ON: Trace enable |  |  | - Selects sampling trace execution enable/disable. ON: Sampling trace execution is enabled. OFF: Sampling trace execution is disabled. If turned off during sampling trace execution, trace is suspended. | - | Usable with $\mathrm{AnN} *$, <br> $\mathrm{AnA} *, \mathrm{AnU}$, <br> A2AS, QCPU-A <br> (A Mode), A2C, <br> AOJ2H, AnS, <br> AnSH, A1FX and A52G. |
| $\begin{gathered} * 2 \\ \text { M9196 } \end{gathered}$ | Operation output at block stop |  |  | output off output on | - Selects the operation output when block stop is executed. <br> ON: Retains the ON/OFF status of the coil being used by using operation output of the step being executed at block stop. <br> OFF: All coil outputs are turned off. (Operation output by the SET instruction is retained regardless of the ON/OFF status of M9196.) |  | Usable with AnN*, <br> $\mathrm{AnA} *, \mathrm{AnU}$, <br> A2AS, QCPU-A <br> (A Mode), A2C, <br> AOJ2H, AnS, <br> AnSH, A1FX and A52G. |
| M9197 | Fuse blow, I/O verify error display switching |  | ¢ $\stackrel{\circ}{\square}$ $\stackrel{\text { a }}{2}$ | I/O numbers to be displayed | - Switches I/O numbers in the fuse blow module storage registers (D9100 to D9107) and I/O module verify error storage registers (D9116 to D9123) according to the combination of ON/OFF of the M9197 and M9198. | - | Usable with AnU, A2AS and QCPU-A (A Mode) |
|  |  | OFF | OFF | XYO to 7F0 |  |  |  |
|  |  | ON | OFF | XY800 to FF0 |  |  |  |
| M9198 |  | OFF | ON | $\begin{array}{\|l} \hline X Y 1000 \text { to } \\ \text { 17F0 } \end{array}$ |  |  |  |
|  |  | ON | ON | $\begin{array}{\|l} \hline \mathrm{X} Y 1800 \text { to } \\ \text { 1FFO } \end{array}$ |  |  |  |
| M9199 | Data recovery of online sampling trace / status latch | OFF: Data recovery OFF ON: Data recovery ON |  |  | - When sampling trace / status latch is executed, the setting data stored in the CPU module is recovered to enable restart. <br> - Turn on M9199 to execute again. (There is no need to write data with the peripheral device.) | - | Usable with AnU, A2AS and QCPU-A (A Mode) |

*: Usable with AnN and AnA which are compatible with SFC.
For the AnN and AnA which are compatible with SFC, refer to the MELSAP-II Programming Manual.

## POINTS

(1) Contents of the M special relays are all cleared by power off, latch clear or reset with the reset key switch. When the RUN key switch is set in the STOP position, the contents are retained.
(2) The above relays with numbers marked $* 1$ remain "on" if normal status is restored. Therefore, to turn them "off", use the following method:
(a) Method by use program

Insert the circuit shown at right into the user program and turn on the reset execution command contact to clear
 the special relay M.
(b) Use the test function of the peripheral device to reset forcibly.

For the operation procedure, refer to the manuals for peripheral devices.
(c) By moving the RESET key switch on the CPU front to the RESET position, the special relays are turned off.
(3) Special relays marked $* 2$ above are switched on/off in the sequence program.
(4) Special relays marked $* 3$ above are switched on/off in test mode of the peripheral equipment.
(5) Turn OFF the following special relays after resetting the related special resisters. Unless the related special registers are reset, the special relays will be turned ON again even if they are turned reset.

| Special Relay | Related Special Resister |
| :---: | :---: |
| M9000 | D9100 to D9107 |
| M9001 | D9116 to D9123 |

## Appendix 1.2 Special Relays for Link

The link special relays are internal relays which are switched on/off by various factors occurring during data link operation.
Their ON/OFF status will change if an error occurs during normal operation. These special registers are applicable to all types of CPUs except the A3V. For description of the special registers for link for the A3V, refer to the A3VTS Data Link System User's Manual.
(1) Link special relays only valid when the host is the master station

Table 1.2 Link Special Relay List

| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| M9200 | LRDP instruction received | OFF: Unreceived <br> ON: Received | - Depends on whether or not the LRDP (word device read) instruction has been received. <br> - Used in the program as an interlock for the LRDP instruction. <br> - Use the RST instruction to reset. |
| M9201 | LRDP instruction complete | OFF: Incomplete ON: Complete | - Depends on whether or not the LRDP (word device read) instruction execution is complete. <br> - Used as a condition contact for resetting M9200 and M9201 after the LRDP instruction is complete. <br> - Use the RST instruction to reset. |
| M9202 | LWTP instruction received | OFF: Unreceived ON: Received | - Depends on whether or not the LWTP (word device write) instruction has been received. <br> - Used in the program as an interlock for the LWTP nstruction. <br> - Use the RST instruction to reset. |
| M9203 | LWTP instruction complete | OFF: Incomplete ON: Complete | - Depends on whether or not the LWTP (word device write) instruction execution is complete. <br> - Used as a condition contact to reset M9202 and M9203 after the LWTP instruction is complete. <br> - Use the RST instruction to reset. |
| M9206 | Link parameter error in the host | OFF: Normal ON: Error | Depends on whether or not the link parameter setting of the host is valid. |
| M9207 | Link parameter unmatched between master station | OFF: Normal ON: Unmatched | Depends on whether or not the link parameter setting of the master station in tier two matches that of the master station in tier three in a three-tier system. <br> (Valid only for the master stations in a three-tier system.) |
| M9210 | Link card error (master station) | OFF: Normal ON: Error | Depends on presence or absence of the link card hardware error. Judged by the CPU. |
| M9224 | Link status | OFF: Online <br> ON: Offline, station-to-station test, or self-loopback test | Depends on whether the master station is online or offline or is in station-to-station test or self-loopback test mode. |
| M9225 | Forward loop error | OFF: Normal ON: Error | Depends on the error condition of the forward loop line. |
| M9226 | Reverse loop error | OFF: Normal <br> ON: Error | Depends on the error condition of the reverse loop line. |
| M9227 | Loop test status | OFF: Unexecuted <br> ON: Forward or reverse loop test being executed | Depends on whether or not the master station is executing a forward or a reverse loop test. |

Table 1.2 Link Special Relay List (Continue)

| Number | Name | Description | Details |
| :---: | :--- | :--- | :--- |
| M9232 | $\begin{array}{l}\text { Local station operating } \\ \text { status }\end{array}$ | $\begin{array}{l}\text { OFF: RUN or STEP RUN mode } \\ \text { ON: STOP or PAUSE mode }\end{array}$ | $\begin{array}{l}\text { Depends on whether or not a local station is in STOP or } \\ \text { PAUSE mode. }\end{array}$ |
| M9233 | $\begin{array}{l}\text { Local station error } \\ \text { detect }\end{array}$ | $\begin{array}{l}\text { OFF: No error } \\ \text { ON: Error detected }\end{array}$ | $\begin{array}{l}\text { Depends on whether or not a local station has detected an } \\ \text { error in another station. }\end{array}$ |
| M9235 | $\begin{array}{l}\text { Local or remote I/O } \\ \text { station parameter error } \\ \text { detect }\end{array}$ | $\begin{array}{l}\text { Local or remote I/O } \\ \text { station initial } \\ \text { communicating status }\end{array}$ | $\begin{array}{l}\text { OFF: No error } \\ \text { ON: Error detected } \\ \text { OFF: Noncommunicating }\end{array}$ |
| M9237 | $\begin{array}{l}\text { Local or remote I/O } \\ \text { station error }\end{array}$ | $\begin{array}{l}\text { OFF: Normal } \\ \text { ON: Error }\end{array}$ | $\begin{array}{l}\text { Depends on whether or not a local or a remote I/O station has } \\ \text { detected any link parameter error in the master station. }\end{array}$ |
| M9238 | $\begin{array}{l}\text { Local or remote I/O } \\ \text { station forward/reverse } \\ \text { loop error }\end{array}$ | $\begin{array}{l}\text { OFF: Normal } \\ \text { ON: Error }\end{array}$ | Depends on the error condition of a local or remote I/O station. |$]$| Depends on the error condition of the forward and reverse loop |
| :--- |
| lines of a local or a remote I/O station. |

## (2) Link special relays only valid when the host is a local station

Table 1.3 Link Special Relay List

| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| M9204 | LRDP instruction complete | OFF: Incomplete ON: Complete | On indicates that the LRDP instruction is complete at the local station. |
| M9205 | LWTP instruction complete | OFF: Incomplete ON: Complete | On indicates that the LWTP instruction is complete at the local station. |
| M9211 | Link card error (local station) | OFF: Normal ON: Error | Depends on presence or absence of the link card error. Judged by the CPU. |
| M9240 | Link status | OFF: Online <br> ON: Offline, station-to-station test, or self-loopback test | Depends on whether the local station is online or offline, or is in station-to-station test or self-loopback test mode. |
| M9241 | Forward loop error | OFF: Normal ON: Error | Depends on the error condition of the forward loop line. |
| M9242 | Reverse loop error | OFF: Normal ON: Error | Depends on the error condition of the reverse loop line. |
| M9243 | Loopback execution | OFF: Non-executed ON: Executed | Depends on whether or not loopback is occurring at the local station. |
| M9246 | Data unreceived | OFF: Received <br> ON: Unreceived | Depends on whether or not data has been received from the master station. |
| M9247 | Data unreceived | OFF: Received <br> ON: Unreceived | Depends on whether or not a tier three station has received data from its master station in a three-tier system. |
| M9250 | Parameter unreceived | OFF: Received <br> ON: Unreceived | Depends on whether or not link parameters have been received from the master station. |
| M9251 | Link break | OFF: Normal ON: Break | Depands on the data link condition at the local station. |
| M9252 | Loop test status | OFF: Unexecuted <br> ON: Forward or reverse loop test is being executed | Depends on whether or not the local station is executing a forward or a reverse loop test. |
| M9253 | Master station operating status | OFF: RUN or STEP RUN mode ON: STOP or PAUSE mode | Depends on whether or not the master station is in STOP or PAUSE mode. |
| M9254 | Operating status of other local stations | OFF: RUN or STEP RUN mode ON: STOP or PAUSE mode | Depends on whether or not a local station other than the host is in STOP or PAUSE mode. |
| M9255 | Error status of other local stations | OFF: Normal ON: Error | Depends on whether or not a local station other than the host is in error. |

## Appendix 1.3 Special Registers

Special registers are data registers of which applications have been determined inside the PC. Therefore, do not write data to the special registers in the program (except the ones with numbers marked 2 in the table).

Table 1.4 Special Register List


Table 1.4 Special Register List (Continue)


Table 1.4 Special Register List (Continue)

| Number | Name | Description | Details | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9010 | Error step | Step number at which operation error has occurred | - When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Thereafter, each time operation error occurs, the contents of D9010 are renewed. | $\triangle$ | Unusable with <br> A3H and A3M. |
| ${ }_{\text {D9011 }}{ }^{* 1}$ | Error step | Step number at which operation error has occurred | - When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Since storage into D9011 is made when M9011 changes from off to on, the contents of D9010 cannot be renewed unless M9011 is cleared by user program. | $\bigcirc$ | Usable with all types of CPUs. |
| D9014 | I/O control mode | I/O control mode number | - The I/O control mode set is returned in any of the following numbers: <br> 0 . Both input and output in direct mode <br> 1. Input in refresh mode, output in direct mode <br> 3. Both input and output in refresh mode | $\triangle$ | Unusable with <br> An, A3H and АЗМ. |
| D9015 | CPU operating states | Operating states of CPU | - The operation states of CPU as shown below are stored in D9015. <br> * When the CPU is in RUN mode and M9040 is off, the CPU remains in RUN mode if changed to PAUSE mode. | $\bigcirc$ | Usable with all types of CPUs. |

Table 1.4 Special Register List (Continue)

| Number | Name | Description | Details | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ROM/RAM setting | $\begin{aligned} & \hline \text { 0: ROM } \\ & \text { 1: RAM } \\ & \text { 2: } \text { E }^{2} \text { PROM } \end{aligned}$ | - Indicates the setting of memory select chip. One value of 0 to 2 is stored in BIN code. | - | Usable with A1 and A1N. |
|  |  |  | - Indicates which sequence program is run presently. One value of 0 to 2 is stored in BIN code. <br> ("2" is not stored when AnS, AnSH, A1FX, A0J2H, A2C, A2, A2N, A2A, A2AS and A2U is used.) | $\triangle$ | Unusable with A1 and A1N |
| D9016 | Program number | 0: Main program <br> (ROM) <br> 1: Main program (RAM) <br> 2: Subprogram 1 <br> (RAM) <br> 3: Subprogram 2 <br> (RAM) <br> 4: Subprogram 3 <br> (RAM) <br> 5: Subprogram 1 <br> (ROM) <br> 6: Subprogram 2 <br> (ROM) <br> 7: Subprogram 3 (ROM) <br> 8: Main program ( $E^{2}$ PROM) <br> 9: Subprogram 1 (E²PROM) <br> A: Subprogram 2 ( $E^{2}$ PROM) <br> B: Subprogram 3 ( $E^{2}$ PROM) | - Indicates which sequence program is run presently. One value of 0 to $B$ is stored in BIN code. | - | Dedicated to AnU. |
| D9017 | Scan time | Minimum scan time (per 10 ms ) | - If scan time is smaller than the content of D9017, the value is newly stored at each END. Namely, the minimum value of scan time is stored into D9017 in BIN code. | $\bigcirc$ | Usable with all types of CPUs. |
| D9018 | Scan time | Scan time (per 10 ms ) | - Scan time is stored in BIN code at each END and always rewritten. | 0 | Usable with all types of CPUs. |
| D9019 | Scan time | Maximum scan time (per 10 ms ) | - If scan time is larger than the content of D9019, the value is newly stored at each END. Namely, the maximum value of scan time is stored into D9019 in BIN code. | $\bigcirc$ | Usable with all types of CPUs. |
| D9020 | Constant scan | Constant scan time (Set by user in 10 ms increments) | - Sets the interval between consecutive user program starts in multiples of 10 ms . <br> 0: $\quad$ No setting <br> 1 to 200: Set. Program is executed at intervals of (set value) $\times 10 \mathrm{~ms}$. | $\triangle$ | Unusable with An. |
| D9021 | Scan time | Scan time (1 ms unit) | - Scan time is stored and updated in BIN code after every END. | - | Usable with AnA, |
| D9022 | 1 second counter | Counts 1 every second. | - When the PC CPU starts running, it starts counting 1 every second. <br> - It starts counting up from 0 to 32767, then down to 32768 and then again up to 0 . Counting repeats this routine. | - | A2AS, AnU, AnA board and QCPU-A <br> (A Mode). |

Table 1.4 Special Register List (Continue)

| Number | Name | Description | Details |  | pplicable CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9025 | Clock data | Clock data (Year, month) | - Stores the year (2 lower digits) and month in BCD. | $\triangle$ | Unusable with An, A3H, A3M, A3V, A2C and A0J2H. |
| D9026 | Clock data | Clock data (Day, hour) | - Stores the day and hour in BCD. | $\triangle$ |  |
| D9027 | Clock data | Clock data <br> (Minute, second) | - Stores the Minute and second in BCD. | $\triangle$ |  |
| D9028 | Clock data | Clock data ( , day of the week) | - Stores the day of the week in BCD. | $\triangle$ | Unusable with An, A3H, A3M, A3V, A2C and AOJ2H. |
| D9021 | Remote terminal parameter setting | 1 to 61 | - Sets the head station number of remote terminal modules connected to A2C and A52G. Setting is not necessarily in the order of station numbers. <br> A2CCPUC24: 1 to 57 <br> Other CPUs: 1 to 61 <br> - Data configuration | - | Usable with A2C and A52G. |
| D9022 |  |  |  |  |  |
| D00 |  |  |  |  |  |
| D9024 |  |  |  |  |  |
| D9025 |  |  |  |  |  |
| D9026 |  |  |  |  |  |
| D9027 |  |  |  |  |  |
| D9028 |  |  |  |  |  |
| D9029 |  |  |  |  |  |
| D9030 |  |  |  |  |  |
| D9031 |  |  |  |  |  |
| D9032 |  |  |  |  |  |
| D9033 |  |  |  |  |  |
| D9034 |  |  |  |  |  |
| D9035 | Attribute of remote terminal module | 0: MINI standard protocol <br> 1: No protocol | - Sets attribute of each remote terminal module connected to A2C and A52G with 0 or 1 at each bit. <br> 0 : Conforms to the MINI standard protocol or remote terminal unit. <br> 1: No-protocol mode of AJ35PTF-R2 <br> - Data configuration |  |  |

Table 1.4 Special Register List (Continue)

\begin{tabular}{|c|c|c|c|c|c|}
\hline Number \& Name \& Description \& Details \& \& pplicable CPU \\
\hline D9035 \& Extension file register \& Use block No. \& - Stores the block No. of the extension file register being used in BCD code. \& - \& \begin{tabular}{l}
Usable with AnA, A2AS, AnU and QCPU-A \\
(A Mode).
\end{tabular} \\
\hline D9036 \& Total number of stations \& 1 to 64 \& - Sets the total number of stations (1 to 64) of I/O modules and remote terminal modules which are connected to an A2C or A52G. \& - \& Usable with A2C and A52G. \\
\hline D9036

D9037 \& For designation extension file register device numbers \& The devise number used for getting direct access to each device for extension file register \& \begin{tabular}{l}
- Designate the device number for the extension file register for direct read and write in 2 words at D9036 and D9037 in BIN data. <br>
Use consecutive numbers beginning with R0 of block No. 1 to designate device numbers.

 \& - \& 

Usable with AnA, A2AS, AnU and QCPU-A <br>
(A Mode).
\end{tabular} <br>

\hline D9038

D9039 \& LED indication priority \& \begin{tabular}{|l}
Priority 1 to 4 <br>
\hline Priority 5 to 7

 \& 

- Sets priority of ERROR LEDs which illuminate (or flicker) to indicate errors with error code numbers. <br>
- Configuration of the priority setting areas is as shown below. <br>
- For details, refer to the applicable CPUs User's Manual and the ACPU (Fundamentals) Programming manual.

 \& - \& 

Usable with A2C, AnS, AnSH, A1FX, A0J2H, A52G AnA, A2AS, AnU and QCPU-A <br>
(A Mode).
\end{tabular} <br>

\hline D9044 \& Sampling trace \& Step or time during sampling trace \& | - The value stored in D9044 is used as the condition of the sampling trace when M9044 is turned on or off with the peripheral device to start sampling trace STRA or STRAR. |
| :--- |
| At scanning $\qquad$ |
| At time $\qquad$ Time (10 ms unit) |
| Stores the value in BIN code for D9044. | \& $\triangle$ \& Usable with A1 and A1N <br>


\hline D9049 \& SFC program execution work area \& Expansion file register block number to be used as the work area for the execution of a SFC program. \& | - Stores the block number of the expansion file register which is used as the work area for the execution of a SFC program in a binary value. |
| :--- |
| - Stores "0" if an empty area of 16 K bytes or smaller, which cannot be expansion file register No. 1, is used or if M9100 is OFF. | \& \& \multirow{3}{*}{| Usable with $\mathrm{AnN} *, \mathrm{AnA} *$, AnU, A2AS, QCPU-A |
| :--- |
| (A Mode), A2C, AOJ2H, AnS, AnSH, A1FX and A52G. |} <br>


\hline D9050 \& SFC program error code \& Code number of error occurred in the SFC program \& | - Stores code numbers of errors occurred in the SFC program in BIN code. |
| :--- |
| 0: No error |
| 80: SFC program parameter error |
| 81: SFC code error |
| 82: Number of steps of simultaneous execution exceeded |
| 83: Block start error |
| 84: SFC program operation error | \& - \& <br>


\hline D9051 \& Error block \& Block number in which an error occurred. \& | - Stores the block number in which an error occurred in the SFC program in BIN code. |
| :--- |
| In the case of error 83 the starting block number is stored. | \& - \& <br>

\hline
\end{tabular}

[^2]For the AnN and AnA which are compatible with SFC, refer to the MELSAP-II Programming Manual.

Table 1.4 Special Register List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9052 | Error step | Step number in which an error occurred. | - Stores the step number in which error 84 occurred in the SFC program in BIN code. <br> Stores " 0 " when errors 80,81 and 82 occurred. <br> Stored the block starting step number when error 83 occurred. |  | - | Usable with AnN * , AnA * , AnU, A2S, QCPU-A (A Mode), A2C, A0J2H, AnS, AnSH, A1FX and A52G. |
| D9053 | Error transfer | Transfer condition number in which an error occurred. | - Stores the transfer condition number in which error 84 occurred in the SFC program in BIN code. Stored "0" when errors 80, 81, 82 and 83 occurred. |  | - |  |
| D9054 | Error sequence step | Sequence step number in which an error occurred. | - Stores the sequence step number of transfer condition and operation output in which error 84 occurred in the SFC program in BIN code. |  | - |  |
| D9055 | Status latch execution step number | Status latch execution step number | - Stores the step number when status latch is executed. <br> - Stores the step number in a binary value if status latch is executed in a main sequence program. <br> - Stores the block number and the step number if status latch is executed in a SFC program. |  | - | Usable with AnA, A2AS, AnA bpard, AnU and QCPU-A <br> (A Mode). |
|  |  |  | Block No. <br> (BIN) Step No. <br> (BIN) <br> $\longleftarrow$ Higher 8 bits $\longrightarrow$ Lower 8 bits $\longrightarrow$  |  |  |  |
| D9060 | Software version | Software version of internal system | Stores the software version of the CPU module's internal system in ASCII codes. <br> Example: Stores "41н" for version A. <br> Note) The software version of the internal system may be different from the version marked on the housing. <br> *5: This function is available with the CPU of the following S/W versions or later. |  | $\triangle$ | Can be used only with AnU, A2US, or AnSH. *5 |
|  |  |  | CPU Type Name | Software Version |  |  |
|  |  |  | A2ACPU (P21/R21), A2ACPU-S1 (P21/R21) | S/W version W (Manufactured in July, 1998) |  |  |
|  |  |  | A3ACPU (P21/R21) | S/W version X (Manufactured in July, 1998) |  |  |
|  |  |  | A2UCPU (S1), A3UCPU, A4UCPU | S/W version H (Manufactured in July, 1998) |  |  |
|  |  |  | A1SJHCPU, A1SHCPU, A2SHCPU | S/W version H (Manufactured in May, 1998) |  |  |
|  |  |  | A2USCPU (S1) | S/W version Y (Manufactured in July, 1998) |  |  |
|  |  |  | A2USHCPU-S1 | S/W version E (Manufactured in July, 1998) |  |  |

*: Usable with AnN and AnA which are compatible with SFC.
For the AnN and AnA which are compatible with SFC, refer to the MELSAP-II Programming Manual.

Table 1.4 Special Register List (Continue)

| Number | Name | Description | Details <br> - Stores error code when M9061 is turned on <br> (communication with I/O modules or remote terminal <br> modules fails). <br> $-1 \ldots . . . . .$. Total number of stations of I/O modules or <br> remote terminal modules or number of retries is <br> not normal. Initial program contains an error. <br> - 2...........Cable breakage or power supply of I/O modules <br> or remote terminal modules is turned off. |  | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9061 | Communication error code | 0: Normal <br> 1: Initial data error <br> 2: Line error |  |  | - | Usable with A2C and A52G. |
| D9068 | Abnormal base module | Stores the bit pattern of the abnormal base module | Stores the bit pattern of the base module in condition. <br> When basic base module is abnormal: B When 1st expansion base module is abn turns ON. <br> When 2nd expansion base module is abnor turns ON . <br> When 7th expansion base module is abn turns ON. | in abnormal it 0 turns ON. normal: Bit 1 normal: Bit 2 normal: Bit 7 | - | Dedicated to QCPU-A <br> (A Mode) |
| D9072 | PC communication check | Data check by AJ71C24 | - In the loopback test mode of individual A AJ71C24 automatically executes data wr communication check. | J71C24, the ite/read and | $\bigcirc$ | Usable with all types of CPUs. |
| D9073 | Clock data | Clock data (year, month) | - Two digits showing the year (XX of 19XX stored to D9073 in BCD codes, as shown | ) and month are below. $\begin{aligned} & 30 \text { Example: } \\ & \text { 1987,July } \\ & \text { H8707 } \end{aligned}$ |  | Dedicated to |
| D9074 | Clock data | Clock data (day, time) | - Two digits showing the day and time are in BCD codes, as shown below. | ored to D9074 <br> Example: <br> 31th, 10 <br> o'clock <br> H3110 | - | $\begin{aligned} & \text { A2CCPUC24 } \\ & \text { (-PRF) } \end{aligned}$ |
| D9075 | Clock data | Clock data <br> (minute, second) | - Two digits showing the minute and second D9075 in BCD codes, as shown below. | d are stored to <br> Example: <br> 35 minutes, <br> 48 seconds <br> H3548 |  | Dedicated to A2CCPUC24 (-PRF) |
| D9075 | Result of writing to standard ROM | Stores the status of writing to the standard ROM | Stores the status of writing to the standard <br> 0: Writing enabled <br> F1н: During RAM operation <br> F2н: Writing to standard ROM disabled <br> F3н: Failed to erase <br> F4н: Failed to write <br> FEн: Checking erasing <br> FFн: During writing | ROM. | - | Dedicated to QCPU-A <br> (A Mode) |
| D9076 | Clock data | Clock data (day of the week) | - Two day of the week is stored to D9076 in as shown below. <br> B15 …B12 B11 $\cdots$ B8 B7 $\cdots \cdots$ B4 B3 $\cdots \cdots$......B0 <br> These digits are always set to 0 . | in BCD codes, | - | Dedicated to A2CCPUC24 (-PRF) |

Table 1.4 Special Register List (Continue)

| Number | Name | Description | Details |  | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9076 | Status of writing to standard ROM | Stores the status of writing (enabled/disabled) to the standard ROM | Stores the status of writing standard ROM. <br> Statuses of DIP switch 3 <br> 0: SW3 is OFF, M907 <br> 1: SW3 is ON, M9073 <br> 2: SW3 is ON, M9073 | nabled/disabled) to the <br> M9073 <br> OFF/ON <br> OFF <br> N | - | Dedicated to QCPU-A (A Mode) |
| D9077 | Sequence accumulation time measurement | Accumulation time setting | $\begin{aligned} & \text { - Stores the accumulation } \\ & \text { Setting range } 1 \text { to } 255 \\ & * \text { When the value other } \\ & \text { the value in D9077 is } \end{aligned}$ | $\begin{aligned} & \text { e used by M9077. } \\ & \text { Default: } 5 \mathrm{~ms} \text { ) } \\ & 1 \text { to } 255 \mathrm{~ms} \text { is designated, } \\ & \text { t to } 0 \text {. } \end{aligned}$ | - | Dedicated to QCPU-A (A Mode) |
| D9080 | Number of executable CCLink dedicated instructions | Stores the number of remaining CC-Link dedicated instructions being executable | Stores the number of remaining instructions <br> (RIRD/RIWT/RISEND/RIRCV) being executable <br> simultaneously at one scan. <br> (With QCUP-A or AnUCPU) <br> Number of remaining instructions being executable $=10$ <br> - Number of instructions executed simultaneously <br> (With AnSHCPU) <br> Number of remaining instructions being executable $=64$ <br> - Number of instructions executed simultaneously <br> *6: This function is available with the CPU of the following S/W versions or later. |  | $\triangle$ | Can be used only with AnU, A2US, QCPU-A (A Mode) or AnSH * 6 |
|  |  |  | CPU Type Name | Software Version |  |  |
|  |  |  | Q02CPU-A, Q02HCPU-A, Q06HCPU-A |  |  |  |
|  |  |  | A1SJHCPU, A1SHCPU, <br> A2SHCPU <br> A2UCPU (S1), A3UCPU, <br> A4UCPU | SN version Q <br> (Manufactured in July, 1999) |  |  |
|  |  |  | A2USCPU (S1) | S/W version E <br> (Manufactured in July, 1999) |  |  |
|  |  |  | A2USHCPU-S1 | S/W version L <br> (Manufactured in July, 1999) |  |  |
| D9081 | Number of vacant registration areas for communication requests | 0 to 32 | - Stores the number of vacant registration areas for communication requests executed to remote terminal modules connected to MINI (S3) link module, A2C and A52G. |  |  | Usable with AnA, A2AS, QCPU-A (A Mode), AnU, A2C and A52G. |
| D9082 | Final connected station number | Final connected station number | - Stores the final station number of remote I/O modules and remote terminal modules connected to A2C and A52G. |  | - | Usable with A2C and A52G. |
| D9085 | Time check time | 1 s to 65535 s | - Sets the time check time of the data link instructions (ZNRD, ZNWR) for the MELSECNET/10. <br> - Setting range: 1 s to 65535 s ( 1 to 65535 ) <br> - Setting unit: 1 s <br> - Default value: 10 s (If 0 has been set, default 10 s is applied) |  | - | Usable with AnU and A2AS, QCPU-A (A Mode) |
| D9090 | Microcomputer subroutine input data area head device number | Depends on the microcomputer program package to be used. | - For details, refer to the $m$ program package. | ual of each microcomputer | $\triangle$ | Unusable with AnA, A2AS, QCPU-A (A Mode) and AnU. |
| D9091 | Instruction error | Instruction error detail number | - Stores the detail code of | use of an instruction error. | - | Usable with AnA, A2AS, QCPU-A (A Mode),AnA board and AnU. |
|  | Microcomputer subroutine call error code | Depends on the microcomputer program package to be used. | - For details, refer to the program package. | al of each microcomputer | $\triangle$ | Unusable with AnA, A2AS, QCPU-A (A Mode),AnA board and AnU. |

Table 1.4 Special Register List (Continue)

| Number | Name | Description | Details |  |  |  | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9091 | SFC program detail error number | Detail error number of the error which occurred in a SFC program | - Stores the detail error number of the error occurred in a SFC program in a binary value. |  |  |  | - | Usable with AnA, A2AS, QCPU-A (A Mode),AnA board and AnU. |
| $\begin{aligned} & * 2 * 3 \\ & \text { D9094 } \end{aligned}$ | Changed I/O module head address | Changed I/O module head address | - Stores upper 2 digits of the head I/O address of I/O modules to be loaded or unloaded during online mode in BIN code. <br> Example) Input module X2FO $\rightarrow$ H2F |  |  |  | - | Unusable with AnA, A2AS, QCPU-A (A Mode),AnA board and AnU. |
| D9095 | Operation state of the A3VTS system and A3VCPU | Stores operation with 4 hexadecimal digits. | - Monitors operatio A3VCPU. <br> D9095 <br> System operat |  | $\underbrace{}_{\text {B }}$ | tem and the | - | Dedicated to A3V. |
|  | Dip switch information | Dip switch information | - Dip switch information of CPU module is stored as follows. |  |  |  | - | Usable wtih <br> QCPU-A <br> (A mode) only. |
| D9096 | A3VCPU A <br> Self-check error | Self-check error code | - Error code of self-check error on CPU A is stored in BIN code. <br> - Cleared when D9008 of CPU A is cleared. |  |  |  | - | Dedicated to A3V. |
| D9097 | A3VCPU B Self-check error | Self-check error code | - Error code of self-check error on CPU B is stored in BIN code. <br> - Cleared when D9008 of CPU B is cleared. |  |  |  | - | Dedicated to A3V. |
| D9098 | A3VCPU C <br> Self-check error | Self-check error code | - Error code of self-check error on CPU C is stored in BIN code. <br> - Cleared when D9008 of CPU C is cleared. |  |  |  | - | Dedicated to A3V. |
| D9099 | A3VTU <br> Self-check error | Self-check error code | - Error code of self-check error on A3VTU is stored in BIN code. |  |  |  | - | Dedicated to A3V. |

*: Usable with AnN and AnA which are compatible with SFC.
For the AnN and AnA which are compatible with SFC, refer to the MELSAP-II Programming Manual.

Table 1.4 Special Register List (Continue)

*: Usable with AnN and AnA which are compatible with SFC.
For the AnN and AnA which are compatible with SFC, refer to the MELSAP-II Programming Manual.

Table 1.4 Special Register List (Continue)


Table 1.4 Special Register List (Continue)


Table 1.4 Special Register List (Continue)


Table 1.4 Special Register List (Continue)

| Number | Name | Description |  |  | Details | Applicable CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9173 | Mode setting | 0: Automatic online return enabled <br> 1: Automatic online return disabled <br> 2: Transmission stop at online error <br> 3: Line check | Mode setting |  |  | - | Usable with A2C and A52G. |
|  |  |  |  | Auto- <br> matic <br> online <br> return <br> enabled | - When an I/O module or a remote terminal module caused communication error, the station is placed offline. <br> - Communication with normal stations is continued. <br> - The station recovering from a communication error automatically resumes communication. |  |  |
|  |  |  | 1 | Automatic online return disabled | - When an I/O module or a remote terminal module caused communication error, the station is placed offline. <br> - Communication with normal stations is continued. <br> - Though a faulty station returned to normal, communication is not restored unless the station module is restarted. |  |  |
|  |  |  | 2 | Transmission stop at online error | - When an I/O module or a remote terminal module caused communication error, communication with all stations is stopped. <br> - Though a faulty station returned to normal, communication is not restored unless the station module is restarted. |  |  |
|  |  |  | 3 | Line check | - Checks hardware and connecting cables of $I / O$ modules and remote terminal modules. |  |  |
| D9174 | Setting of the number of retries | Number of retries | - Sets the number of retries executed to I/O modules and remote terminal modules which caused communication error. <br> - Set for 5 times at power on. <br> - Set range: 0 to 32 <br> - If communication with an I/O module or a remote terminal module is not restored to normal after set number of retries, such module is regarded as a faulty station. |  |  | - | Usable with A2C and A52G. |
| D9175 | Line error retry counter | Number of retries | - Stores the number of retries executed at line error (time out). <br> - Data becomes 0 when line is restored to normal and communication with I/O modules and remote terminal modules is resumed. |  |  | - | Usable with A2C and A52G. |
| D9180 | Remote terminal module error number |  | - Stores error code of a faulty remote terminal module when M9060 is turned on. <br> - The error code storage areas for each remote terminal module are as shown below. <br> - Error code is cleared in the following cases. <br> - When the RUN key switch is moved from STOP to RUN. (D9180 to D9183 are all cleared.) <br> - When Yn4 of each remote terminal is set from OFF to ON. |  |  | - | Usable with A2C and A52G. |
| D9181 |  |  |  |  |  |  |  |
| D9182 |  |  |  |  |  |  |  |
| D9183 |  |  |  |  |  |  |  |
| D9184 |  |  |  |  |  |  |  |
| D9185 |  |  |  |  |  |  |  |
| D9186 |  |  |  |  |  |  |  |
| D9187 |  |  |  |  |  |  |  |
| D9188 |  |  |  |  |  |  |  |
| D9189 |  |  |  |  |  |  |  |
| D9190 |  |  |  |  |  |  |  |
| D9191 |  |  |  |  |  |  |  |
| D9192 |  |  |  |  |  |  |  |
| D9193 |  |  |  |  |  |  |  |

Table 1.4 Special Register List (Continue)


Table 1.4 Special Register List (Continue)


Table 1.4 Special Register List (Continue)


## POINTS

(1) Special registers are cleared when the PC is switched off or the RESET switch is set to LATCH CLEAR or RESET. Data remains unchanged when the RUN key switch is set to STOP.
(2) The above special registers marked $* 1$ above are latched and their data will remain unchanged after normal status is restored. For this reason, use one of the following methods to clear the registers.
(a) Method by user program Insert the circuit shown at right into the program and turn on the clear execution command contact to clear
 the contents of register.
(b) Method by peripheral equipment Set the register to "0" by changing the present value by the test function of peripheral equipment or set to "0" by forced reset. For the operation procedure, refer to the Instruction Manual for peripheral equipment.
(c) By moving the RESET key switch at the CPU front to the RESET position, the special register is set to " 0 ".
(3) Data is written to special registers marked $* 2$ above in the sequence program.
(4) Data is written to special registers marked $* 3$ above in test mode of the peripheral equipment.

## Appendix 1.4 Special registers for link

The link special register stores the result of any error, etc. which may occur during data communication as a numeric value.
By monitoring the link special register, any station number with an error or fault diagnosis can be read.
These special registers are applicable to all types of CPUs except the A3V.
For description of the special registers for link for the A3V, refer to the A3VTS Data Link System User's Manual.
(1) Link special registers only valid when the host station is the master station

Table 1.5 Link special Register

| Number | Name | Description | Details |
| :---: | :---: | :---: | :---: |
| D9200 | LRDP processing <br> result | 0: Normal <br> 2: LRDP instruction setting fault <br> 3: Corresponding station error <br> 4: LRDP cannot be executed in the corresponding station |  |
| D9201 | LWTP processing result | 0: Normal <br> 2: LWTP instruction setting fault <br> 3: Corresponding station error <br> 4: LWTP cannot be executed in the corresponding station | Stores the execution result of the LWTP (word device write)instruction. $\quad$- LWTP instruction setting fault: Faulty setting of the LWTP <br> instruction constant, source, <br> and/or destination. <br> - Corresponding station error: One of the stations is not <br> communicating. <br>  The specified station is a <br> remote I/O station. <br> LWTP cannot be executed in the  |
| $\begin{gathered} \text { D9204 } \\ \text { (Continue) } \end{gathered}$ | Link status | 0: Data link in forward loop <br> 1: Data link in reverse loop <br> 2: Loopback in forward/reverse direction <br> 3: Loopback in forward direction <br> 4: Loopback in reverse direction <br> 5: Data link impossible | Stores the present path status of the data link. <br> - Data link in forward loop <br> - Data link in reverse loop <br> - Loopback in forward/reverse loops |

APP - 34

Table 1.5 Link Special Register List (Continue)

| Number | Name | Descripion | Details |
| :---: | :---: | :---: | :---: |
| D9204 | Link status |  | venatumbeant <br> Forward loopback <br> - Loopback in reverse loop only |
| D9205 | Loopback executing station | Station executing forward loopback | Stores the local or remote I/O station number at which loopback is being executed. <br> In the above example, 1 is stored into D9205 and 3 into D9206. If data link returns to normal status (data link in forward loop), values in D9205 and D9206 remain 1 and 3 . Reset using sequence program or the RESET key. |
| D9206 | Loopack executing station | Station executing reverse loopback |  |
| D9207 | Link scan time | Maximum value | Stores the data link processing time with all local and remote I/O <br> stations. <br> - Input $(\mathrm{X})$, output $(\mathrm{Y})$, link relay ( B ) , and link register ( W ) assigned in link parameters communicate with the corresponding stations every link scan. <br> - Link scan is a period of time during which data link is executed with all connected slave stations, independently of the sequence program scan time. |
| D9208 | Link scan time | Minimum value |  |
| D9209 | Link scan time | Present value |  |
| D9210 | Retry count | Total number stored | Stores the number of retry times due to transmission error. Count stops at maximum of "FFFFH" . <br> RESET to return the count to 0 . |
| D9211 | Loop switching count | Total number stored | Stores the number of times the loop line has been switched to reverse loop or loopback. <br> Count stops at maximum of "FFFFH". <br> RESET to return the count to 0 . |

Table 1.5 Link Special Register List (Continue)


Table 1.5 Link Special Register List (Continue)

| Number | Name | Description | Details |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9224 | Initial communication between local or remote I/O stations | Stores the status of stations 1 to 16 | Stores the local or remote station numbers while they are communicating the initial data with their relevant master station. |  |  |  |  |  |  |  |  |
|  |  |  | Devicenumbernet |  |  |  |  |  |  |  |  |
| D9225 | Initial communication between local or remote I/O stations | Stores the status of stations$17 \text { to } 32$ |  | ${ }^{\text {b15 b }}$ b1 | b13 b ${ }^{\text {b }}$ | bi1 b | ${ }^{\text {b9 }}$ b8 |  |  |  |  |
|  |  |  | D9224 | ${ }_{16}^{48}$ | ${ }_{14}^{48}$ | \% ${ }_{12}^{\text {LR }}$ | 10 | , | ${ }_{5}^{\text {Lif }}$ | $1{ }^{1}$ |  |
|  |  |  | D9225 |  | ${ }_{30}^{\text {LR }}$ | ${ }_{28}^{\text {LR }}$ | , |  |  |  | , |
|  |  |  | D9226 | ${ }_{48}^{48} 4$ | ${ }^{\text {Le }}$ | ${ }_{4}^{48}{ }_{4}^{48}$ | Le | - | 2 | LR |  |
|  |  |  |  |  |  | ${ }^{\text {LR }}$ | ${ }_{58}^{48}$ | LR | L4 |  | L8 |
| D9226 | Initial communication between local or remote I/O stations | Stores the status of stations 33 to 48 | The bit corresponding to the station number which is currently communicating the initial settings becomes "1" . |  |  |  |  |  |  |  |  |
| D9227 | Initial communication between local or remote I/O stations | Stores the status of stations 49 to 64 |  | and bit monito monito | 12 of red, its red, its |  | ecome <br> "64 (40 <br> "4096 | commu <br> "1", and <br> н)", and <br> (1000н) | when when | D9225 i |  |
| D9228 | Local or remote I/O station error | Stores the status of stations 1 to 16 | Stores the local or remote station numbers which are in error. |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| D9229 | Local or remote I/O station error | Stores the status of stations 17 to 32 | ${ }^{\text {D9228 }}$ | ${ }_{16}^{L R}$ | ${ }_{14}^{\text {Li }}$ | ${ }_{12}^{L R}$ | LR LR | ${ }_{8}^{\mathrm{LR}} \mathrm{L}_{7}^{\mathrm{LH}}$ | LR LR | - | ${ }_{1}^{L /}$ |
|  |  |  | D9229 | ${ }_{\text {L }}^{\text {LR }}$ | ${ }^{\text {LR }}$ | ${ }_{28}^{28}$ | LR | 24 | - |  | , |
|  |  |  | D9230 | ${ }^{\text {LR8 }}$ | ${ }_{46}^{\mathrm{LE}} \mathrm{LE}^{\mathrm{LE}}$ | ${ }_{44}^{28}$ | ${ }^{\text {L2R }}$ | ${ }_{40}^{\text {LR }}$ |  | 兂 |  |
| D9230 | Local or remote I/O station error | Stores the status of stations 33 to 48 | D923 | ${ }^{\text {LR }}$ | ${ }_{62}{ }_{62}{ }^{\text {LR }}$ | ${ }_{60}{ }^{\text {LR }}$ |  | ${ }_{66}^{68}$ | ${ }_{54}{ }_{54}{ }^{\text {R }}$ | - ${ }^{\text {R }}$ | - |
|  |  |  | The bit corresponding to the station number with the error becomes "1" |  |  |  |  |  |  |  |  |
| D9231 | Local or remote I/O station error | Stores the status of stations 49 to 64 | Example: | When error, is mon | local sta bits 2 and itored, |  | and rem <br> D9228 <br> is "819 |  | station <br> "1", and <br> H)". |  | D9228 |
| D9232 | Local or remote I/O station loop error | Stores the status of stations 1 to 8. | Stores the local or remote station number at which a forward or reverse loop error has occurred |  |  |  |  |  |  |  |  |
|  |  |  | Device number |  |  |  |  |  |  |  |  |
| D9233 | Local or remote I/O station loop error | Stores the status of stations 9 to 16 |  | ${ }^{615} 514$ | b13 ${ }^{\text {b } 12}$ | b11 bi0 | b9 ${ }^{\text {b8 }}$ | b7 76  <br>   |  | b3 | b1 ${ }^{\text {bo }}$ |
|  |  |  | ${ }^{\text {D9232 }}$ | R ${ }^{\text {F }}$ | R F | , | - | R $\quad$ F | R ${ }^{\text {F }}$ | R $\mathrm{F}^{\text {F }}$ | R ${ }^{\text {F }}$ |
|  |  |  |  | LR8 | LR7 | L/R6 | LR5 | LR4 | LR3 | LR2 | LR1 |
| D9234 | Local or remote I/O station loop error | Stores the status of stations 17 to 24 | ${ }^{\text {D9233 }}$ | R F | ${ }^{\text {R }}$ / F | ${ }^{\text {R }}$ / F | R | ${ }^{\text {R }}$ / F | R | R |  |
|  |  |  |  | LR16 | LR15 | LR14 | LR13 | LR12 | LR11 | LR10 | LR9 |
|  |  |  | ${ }^{\text {0923 }}$ | ${ }^{\mathrm{R}}$ / F | ${ }^{\mathrm{R}}$ \| F | ${ }^{\text {R }}$ / ${ }^{\text {F }}$ | R | ${ }^{\mathrm{R}}$ \| F |  |  |  |
|  |  |  |  | LR24 | LR23 | LR22 | LR21 | LR20 | LR19 | LR18 | LR17 |
| D9235 | Local or remote I/O station loop error | Stores the status of stations 25 to 32 | ${ }^{\text {D9235 }}$ | R F | ${ }^{\text {R }}$ F F | ${ }^{\text {R }}$ \| F | ${ }^{\mathrm{R}} \mathrm{F}^{\text {F }}$ |  |  |  |  |
|  |  |  |  | LR32 | LR31 | LR30 | LR29 | LR28 | LR27 | LR26 | LR25 |
|  |  |  | D923 | R F | R F | R F | R F | R ${ }^{\text {R }}$ |  |  |  |
|  |  |  |  | LR40 | LR39 | LR38 | LR37 | LR36 | LR35 | LR34 | LR33 |
| D9236 | Local or remote I/O station loop error | Stores the status of stations 33 to 40 | ${ }^{\text {D9237 }}$ | R F | ${ }^{\text {R }}$ [ ${ }^{\text {F }}$ | R ${ }_{\text {R }} \mathrm{F}^{\text {F }}$ | R ${ }^{\text {F }}$ F | R $\mathrm{R}_{\text {F }} \mathrm{F}$ | R | R $\mathrm{R}^{\text {F }}$ | R F |
|  |  |  |  | LR48 | LR47 | LR46 | LR45 | LR44 | LR43 | L/R42 | LR41 |
|  |  |  | D923 | R F | ${ }^{\text {R }}$ / ${ }^{\text {F }}$ |  | ${ }^{\mathrm{R}} \mathrm{F} \mathrm{F}$ |  |  |  |  |
| D9237 | Local or remote I/O station loop error | Stores the status of stations 41to 48 |  | LR56 | LR55 | LRR54 | LR53 | LR52 | LR51 | LR50 | LR49 |
|  |  |  | D9239 | ${ }^{\mathrm{R}}$ / F | ${ }^{\mathrm{R}}$ / F | ${ }^{\mathrm{R}}$ \| F | ${ }_{\text {R }} \mathrm{F}^{\text {F }}$ | R F | $\mathrm{R}_{\mathrm{R}} \mathrm{F}^{\text {F }}$ |  |  |
|  |  |  |  | L/864 | LR63 | LR62 | LR61 | LR60 | LR59 | LR58 | LR27 |
| D9238 | Local or remote I/O station loop error | Stores the status of stations 49 to 56 | In the above table, "F" indicates a forward loop line and "R" a reverse loop line. The bit corresponding to the station number at which the forward or reverse loop error has occurred, becomes "1" <br> Example: When the forward loop line of station 5 has an error, bit 8 of D9232 become " 1 ", and when D9232 is monitored, its value is "256(100н)" . |  |  |  |  |  |  |  |  |
| D9239 | Local or remote I/O station loop error | Stores the status of stations 57 to 64 |  |  |  |  |  |  |  |  |  |
| D9240 | Number of receive error detection times | Total number stored | Stores the number of times the following transmission errors have been detected: <br> CRC, OVER, AB. IF <br> Count is made to a maximum of FFFFH. RESET to return the count to 0. |  |  |  |  |  |  |  |  |

## (2) Link special registers only valid when the host station is a local station

Table 1.6 Link Special Register List

| Number | Name | Description | Details |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9243 | Own station number check | Stores a station number. (0 to 64) | Allows a local station to confirm its own station number. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9244 | Total number of slave stations | Stores the number of slave station | Indicates the number of slave stations in one loop. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9245 | Number of receive error detection times | Total number stored | Stores the number of times the following transmission errors have been detected: CRC, OVER, AB. IF <br> Count is made to a maximum of FFFFh. RESET to return the count to 0. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9248 | Local station operating status | Stores the status of stations 1 to 16 | Stores the local station number which is in STOP or PAUSE mode. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Device number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 ${ }^{\text {b1 }}$ | b0 |
| D9249 | Local station operating status | Stores the status of stations$17 \text { to } 32$ | D9248 | L16 | L15 | L14 | L13 | L12 | L11 | L10 | L9 | L8 | L7 | L6 | L5 | L4 | L3 L 2 | L1 |
|  |  |  | D9249 | L32 | L31 | L30 | L29 | L28 | L27 | L26 | L25 | L24 | L23 | L22 | L21 | L20 | L19 L18 | L17 |
|  |  |  | D9250 | L48 | L47 | L46 | L45 | L44 | L43 | L42 | L41 | L40 | L39 | L38 | L37 | L36 | L35 L34 | $\llcorner 33$ |
|  |  |  | D9251 | L64 | L63 | L62 | L61 | L60 | L59 | L58 | L57 | L56 | L55 | L54 | L53 | L52 | L51 $\llcorner 50$ | -49 |
| D9250 | Local station operating status | Stores the status of stations 33 to 48 | The bit corresponding to the station number which is in STOP or PAUSE mode, becomes "1". <br> Example: When local stations 7 and 15 are in STOP mode, bits 6 and 14 of D9248 become "1", and when D9248 is monitored, its value is "16448 (4040н)". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9251 | Local station operating status | Stores the status of stations 49 to 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9252 | Local station error | Stores the status of stations 1 to 16 | Stores the local station number other than the host, which is in error. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Device number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 ${ }^{\text {b1 }}$ | b0 |
| D9253 | Local station error | Stores the status of stations$17 \text { to } 32$ | D9252 | L16 | L15 | L14 | L13 | L12 | L11 | L10 | L9 | L8 | L7 | L6 | L5 | L4 | L3 $\mathrm{L}^{\text {L2 }}$ | L1 |
|  |  |  | D9253 | L32 | L31 | L30 | L29 | L28 | L27 | L26 | L25 | L24 | L23 | L22 | L21 | L20 | L19 L18 | L17 |
|  |  |  | D9254 | L48 | L47 | L46 | L45 | $\llcorner 44$ | L43 | L42 | L41 | L40 | L39 | L38 | L37 | L36 | L35 L34 | $\llcorner 33$ |
| D9254 | Local station error | Stores the status of stations$33 \text { to } 48$ | D9255 | L64 | L63 | L62 | L61 | L60 | L59 | L58 | L57 | L56 | L55 | L54 | L53 | L52 | $\llcorner 51$ | $\llcorner 49$ |
|  |  |  | The bit corresponding to the station number which is in error, becomes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D9255 | Local station error | Stores the status of stations 49 to 64 | Example: When local station 12 is in error, bit 11 of D9252 becomes "1", and when D9252 is monitored, its value is "2048 (800н)" |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## APPENDIX 2 OPERATION PROCESSING TIME

The operation processing time of each instruction is shown in the tables on the following pages.
The operation processing time differs depending on values in the source and destination. Use the values in the tables as a guide to processing time.
(1) Processing time varies depending on the I/O control mode used with any instruction operating on inputs or ontputs.
(2) The processing time for each instruction is shown for refresh mode.

The refresh processing time after END can be calculated as follows:
Sequence program processing time $=$
(instruction processing time) + (END processing time) + (refresh processing time)
Obtained from the list

END processing time =
(END instruction processing time) + (T/C processing time at END)
Refresh processing time =

- For AnN, A3V, A73 or A3N board

Refresh processing time =
$\frac{\text { Input points }+ \text { Output points }}{16} \times 5.4(\mu \mathrm{sec})$

- For A0J2H

Refresh processing time =
Number of modules used $\times 50$ ( $\mu \mathrm{sec}$ )

- For A2C

Refresh processing time $=$
$12 \times$ Input stations $+9.4 \times$ Output stations + $11.6 \times$ Total stations $(\mu \mathrm{sec})$

- For AnA, A2AS, AnU and QCPU-A (A Mode)

Refresh processing time =
$\frac{\text { Input points }}{16} \times n_{1}+\frac{\text { Output points }}{16} \times n_{2}(\mu \mathrm{sec})$
n 1 and n 2 are as shown below.

|  | $\mathbf{n}_{1}$ | $\mathbf{n}_{\mathbf{2}}$ |
| :--- | :---: | :---: |
| For A2A, A2AS and A2U | 5.2 | 5.0 |
| For A3A, A3U, and A4U | 4.8 | 4.65 |
| For A2USH-S1 | 4.54 | 4.45 |
| For Q02 | 4.47 | 4.40 |
| For Q02H and Q06H | 4.20 | 4.17 |

(3) The following processings may take a slightly longer period of time.
(a) Device specified indirectly as source or destination is used with the index register (V, Z) .

(b) The number of digits specified for the devices used with any basic or application instruction is not K 4 or K 8 and/or the device number specified is not 0 or a multiple of 8 ( 0 or a multiple of 16 when the $\mathrm{A} 3 \mathrm{H}, \mathrm{A} 3 \mathrm{M}, \mathrm{AnA}$, A2AS, AnU or QCPU-A (A Mode) is used).

Example:


Not 0 or a multiple of 8 ( 0 or a multiple of 16 for the A3H, A3M, AnA, A2AS, AnU or QCPU-A (A Mode))
Not K4 or K8.

### 2.1 Instruction Processing Time of Small Size, Compact CPUs

(1) Sequence instructions

Table 2.1 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition (Device) |  |  |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | AnS |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  |  |  |  |  | R | D | R | D | R | D |
| LD, LDI, AND, ANI, OR, ORI | X |  |  |  |  | 1.0 | 2.3 | 0.33 | 2.1 | 0.25 | 1.9 |
|  | Y, M, L, B, F, T, C |  |  |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
| ANB <br> ORB | ——— |  |  |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
| OUT | Y | Unchanged (OFF $\rightarrow$ OFF, ON $\rightarrow$ ON) |  |  |  | 1.0 | 2.3 | 0.33 | 2.2 | 0.25 | 1.9 |
|  |  | Changed (OFF $\rightarrow$ ON, ON $\rightarrow$ OFF) |  |  |  | 1.0 | 2.3 | 0.33 | 2.2 | 0.25 | 1.9 |
|  | L, S, B M (other than special M) | Unchanged (OFF $\rightarrow$ | FFF, ON | $\rightarrow \mathrm{ON})$ |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
|  |  | Changed | (OFF $\rightarrow$ | $\mathrm{ON}, \mathrm{ON} \rightarrow$ |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
|  | Special M |  |  |  |  | 37 | 37 | 9.6 | 9.5 | 7.2 | 7.2 |
|  | F | Unexecuted |  |  |  | 62 | 61 | 16.5 | 16.7 | 12.3 | 12.3 |
|  |  | Executed |  |  |  | 270 | 267 | 69.5 | 84.4 | 52.2 | 52.2 |
|  | T | Instruction execution time |  |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
|  |  | Processing time at the execution of END instruction | Unexecuted |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Executed | After time out |  | 11 | 11 | 7.2 | 9.6 | 20.0 | 18.0 |
|  |  |  |  | Added | K | 24 | 24 | 12.0 | 12.8 | 22.0 | 22.0 |
|  |  |  |  |  | D | 30 | 30 | 21.6 | 24.0 | 24.0 | 23.6 |
|  | C | Instruction execution time |  |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
|  |  | Processing time at the execution of END instruction | Unexecuted |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Execiuted | Uncounted |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | After count out |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | Counted | K | 25 | 25 | 0.8 | 0.8 | 12.0 | 12.8 |
|  |  |  |  |  | D | 30 | 30 | 7.2 | 10.4 | 15.2 | 12.0 |
| SET | Y | Unexecuted |  |  |  | 1.0 | 2.3 | 0.33 | 2.1 | 0.25 | 1.9 |
|  |  | Executed | Unchanged (ON $\rightarrow$ ON) |  |  | 1.0 | 2.3 | 0.33 | 2.1 | 0.25 | 1.9 |
|  |  |  | Changed (OFF $\rightarrow$ ON) |  |  | 1.0 | 2.3 | 0.33 | 2.1 | 0.25 | 1.9 |
|  | M, L, S, B | Unexecuted |  |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
|  |  | Executed | Unchan | ged (ON | ON) | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
|  |  |  | Chang | d (OFF $\rightarrow$ |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
|  | Special M B | Unexecuted |  |  |  | 3.0 | 3.0 | 0.9 | 1.0 | 1.0 | 1.0 |
|  |  | Executed |  |  |  | 32.0 | 32.0 | 7.9 | 8.3 | 6.2 | 6.2 |
|  | F | Unexecuted |  |  |  | 2.7 | 3.2 | 0.9 | 1.4 | 1.0 | 1.0 |
|  |  | Executed |  |  |  | 232 | 237 | 62.0 | 61.5 | 46.1 | 46.1 |

R: Refresh mode, D: Direct mode

Table 2.1 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition (Device) |  |  |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | A2AS <br> (S1) <br> R | A2USH-S1 <br> A2USH <br> board <br> R | $\begin{gathered} \text { A2C } \\ \hline \mathbf{R} \\ \hline \end{gathered}$ | A52G <br> $\mathbf{R}$ | A0J2H |  | $\begin{gathered} \text { A1FX } \\ \hline R \\ \hline \end{gathered}$ |
|  |  |  |  |  |  | R |  |  |  | D |  |
| LD, LDI, AND, ANI, OR, ORI | x |  |  |  |  |  | 0.20 | 0.09 | 1.3 | 1.0 | 1.3 | 2.3 | 0.25 |
|  | Y, M, L, B, F, T, C |  |  |  |  | 0.20 | 0.09 | 1.3 | 1.0 | 1.3 | 1.0 | 0.25 |
| ANB ORB | $\square$ |  |  |  |  | 0.20 | 0.09 | 1.3 | 1.0 | 1.3 | 2.3 | 0.25 |
| OUT | Y | Unchanged (OFF $\rightarrow$ OFF, ON $\rightarrow$ ON) |  |  |  | 0.40 | 0.18 | 1.3 | 1.0 | 1.3 | 2.3 | 0.25 |
|  |  | Changed (OF F $\rightarrow$ ON, ON $\rightarrow$ OFF) |  |  |  | 0.40 | 0.18 | 1.3 | 1.0 | 1.3 | 2.3 | 0.25 |
|  | L, S, B M (other than special M) | Unchanged(OFF $\rightarrow$ OFF, ON $\rightarrow$ ON) |  |  |  | 0.40 | 0.18 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
|  |  | Changed (OFF $\rightarrow$ ON, ON $\rightarrow$ OFF) |  |  |  | 0.40 | 0.18 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
|  | Special M |  |  |  |  | 0.80 | 0.37 | 46 | 37 | 46 | 46 | 7.2 |
|  | F | Unexecuted |  |  |  | 2.8 | 1.28 | 76 | 61 | 76 | 76 | 12.3 |
|  |  | Executed |  |  |  | 99.0 | 26.34 | 829 | 663 | 829 | 829 | 52.2 |
|  |  |  |  |  |  | 60.90 * |  |  |  |  |  |  |
|  | T | Instruction execution time |  |  |  |  | 0.40 | 0.18 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
|  |  | Processing time at the execution of END instruction | Unexecuted |  |  | 0.23 | 0.09 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Executed | After time out |  | 4.5 | 2.05 | 14 | 11 | 14 | 14 | 20.0 |
|  |  |  |  | Added | K | 7.7 | 3.50 | 30 | 24 | 30 | 30 | 22.0 |
|  |  |  |  |  | D | 8.3 | 3.77 | 37 | 30 | 37 | 37 | 24.0 |
|  | C | Instruction execution time |  |  |  | 0.40 | 0.18 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
|  |  | Processing time at the execution of END instruction | Unexecuted |  |  | 0.27 | 0.12 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Execiuted | Uncounted |  | 0.27 | 0.12 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | After count out |  | 0.27 | 0.12 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | Counted | K | 4.2 | 1.91 | 31 | 25 | 31 | 31 | 12.0 |
|  |  |  |  |  | D | 4.8 | 2.18 | 37 | 30 | 37 | 37 | 15.2 |
| SET | Y | Unexecuted |  |  |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 2.3 | 0.25 |
|  |  | Executed | Unchanged ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ |  |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 2.3 | 0.25 |
|  |  |  | Changed (OFF $\rightarrow$ ON) |  |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 2.3 | 0.25 |
|  | M, L, S, B | Unexecuted |  |  |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
|  |  | Executed | Unchanged ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ |  |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
|  |  |  | Changed (OFF $\rightarrow$ ON) |  |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
|  | Special M B | Unexecuted |  |  |  | 0.80 | 0.36 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  |  |  | 0.80 | 0.36 | 40 | 32 | 40 | 40 | 6.2 |
|  | F | Unexecuted |  |  |  | 2.0 | 0.91 | 3.8 | 3.0 | 3.8 | 3.8 | 1.0 |
|  |  | Executed |  |  |  | 99 | 26.63 | 638 | 638 | 638 | 638 | 46.1 |
|  |  |  |  |  |  | 61.17 * |  |  |  |  |  |  |

R: Refresh mode, D: Direct mode

* Value for A2USH board

Table 2.1 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AnS |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  |  |  | R | D | R | D | R | D |
| RST | Y | Unexecuted |  | 1.0 | 2.3 | 0.33 | 2.0 | 0.32 | 1.9 |
|  |  | Executed | Unchanged (OFF $\rightarrow$ OFF) | 1.0 | 2.3 | 0.33 | 2.0 | 0.32 | 1.9 |
|  |  |  | Changed (ON $\rightarrow$ OFF) | 1.0 | 2.3 | 0.33 | 2.0 | 0.32 | 1.9 |
|  | M, L, S, B | Unexecuted |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.32 | 0.25 |
|  |  | Executed | Unchanged (OFF $\rightarrow$ OFF) | 1.0 | 1.0 | 0.33 | 0.33 | 0.32 | 0.25 |
|  |  |  | Changed (ON $\rightarrow$ OFF) | 1.0 | 1.0 | 0.33 | 0.33 | 0.32 | 0.25 |
|  | Special M <br> B | Unexecuted |  | 3.0 | 3.0 | 1.4 | 1.4 | 1.0 | 1.0 |
|  |  | Executed |  | 32 | 32 | 8.4 | 8.4 | 6.2 | 6.2 |
|  | F | Unexecuted |  | 3.6 | 3.0 | 1.4 | 1.4 | 1.0 | 1.0 |
|  |  | Executed |  | 296 | 283 | 73.2 | 75.3 | $\begin{array}{\|c\|} \hline \mathrm{OFF} \rightarrow \mathrm{OFF} \\ 8.5 \end{array}$ | $\begin{gathered} \mathrm{OFF} \rightarrow \mathrm{OFF} \\ 8.4 \end{gathered}$ |
|  |  |  |  | $\begin{array}{\|c\|} \hline \text { ON } \rightarrow \text { OFF } \\ 57.1 \end{array}$ |  |  |  | $\begin{gathered} \mathrm{ON} \rightarrow \mathrm{OFF} \\ 57.1 \end{gathered}$ |
|  | T, C | Unexecuted |  |  | 3.0 | 3.0 | 1.4 | 1.4 | 1.0 | 1.0 |
|  |  | Executed |  | 43 | 43 | 11.0 | 11.0 | $\begin{array}{\|c\|} \hline \mathrm{OFF} \rightarrow \mathrm{OFF} \\ 8.3 \end{array}$ | $\begin{array}{\|c} \hline \text { OFF } \rightarrow \text { OFF } \\ 8.3 \end{array}$ |
|  |  |  |  | $\begin{gathered} \mathrm{ON} \rightarrow \mathrm{OFF} \\ 9.0 \end{gathered}$ |  |  |  | $\begin{gathered} \mathrm{ON} \rightarrow \mathrm{OFF} \\ 9.0 \end{gathered}$ |
|  | $\begin{aligned} & \mathrm{D}, \mathrm{~W} \\ & \mathrm{~A}, \mathrm{~A} 1 \\ & \mathrm{~V}, \mathrm{Z} \end{aligned}$ | Unexecuted |  |  | 3.0 | 3.0 | 1.4 | 1.4 | 1.0 | 1.0 |
|  |  | Executed |  | 28 | 28 | 7.0 | 7.0 | 5.2 | 5.3 |
|  | R | Unexecuted |  | 3.0 | 3.0 | 1.4 | 1.6 | 1.0 | 1.0 |
|  |  | Executed |  | 35 | 35 | 36.4 | 36.2 | 6.7 | 6.7 |
| NOP |  |  | - | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
| FEND <br> END | M9084 OFF |  |  | 2150 | 2150 | 663.2 | 628.0 | 466.6 | 451.7 |
|  | M9084 ON |  |  | 2060 | 2060 | 636.0 | 602.4 | 451.3 | 436.1 |
| MC | Y | Unexecuted |  | 43 | 44 | 15.0 | 13.0 | 8.8 | 10.5 |
|  |  | Executed |  | 39 | 41 | 14.0 | 11.9 | 8.0 | 9.7 |
|  | $\begin{aligned} & \mathrm{M}, \mathrm{~L} \\ & \mathrm{~B}, \mathrm{~F} \end{aligned}$ | Unexecuted |  | 43 | 43 | 13.4 | 11.4 | 8.8 | 8.5 |
|  |  | Executed |  | 39 | 39 | 12.2 | 10.3 | 8.0 | 7.7 |
| MCR | - |  |  | 26 | 26 | 5.4 | 7.3 | 5.2 | 6.8 |

R: Refresh mode, D: Direct mode

Table 2.1 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A2AS (S1) | $\begin{array}{\|c\|} \hline \text { A2USH-S1 } \\ \text { A2USH } \\ \text { board } \end{array}$ | A2C | A52G |  |  | A1FX |
|  |  |  |  | R | R | R | R | R | D | R |
| RST | Y | Unexecuted |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 2.3 | 0.32 |
|  |  | Executed | Unchanged (OFF $\rightarrow$ OFF) | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 2.3 | 0.32 |
|  |  |  | Changed (ON $\rightarrow$ OFF) | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 2.3 | 0.32 |
|  | M, L, S, B | Unexecuted |  | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 1.3 | 0.32 |
|  |  | Executed | Unchanged (OFF $\rightarrow$ OFF) | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 1.3 | 0.32 |
|  |  |  | Changed (ON $\rightarrow$ OFF) | 0.40 | 0.17 | 1.3 | 1.0 | 1.3 | 1.3 | 0.32 |
|  | Special M <br> B | Unexecuted |  | 0.80 | 0.36 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  | 0.80 | 0.36 | 40 | 32 | 40 | 40 | 6.2 |
|  | F | Unexecuted |  | 2.0 | 0.91 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  | 150 | 39.66 | 596 | 447 | 596 | 596 | $\mathrm{OFF} \rightarrow$ OFF <br> 8.5$\|$$\mathrm{ON} \rightarrow \mathrm{OFF}$ <br> 57.1 |
|  | T, C | Unexecuted |  | 1.4 | 0.64 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  | 5.6 | 2.55 | 54 | 43 | 54 | 54 | $\mathrm{OFF} \rightarrow \mathrm{OFF}$ <br> 8.3 |
|  | $\begin{aligned} & \mathrm{D}, \mathrm{M} \\ & \mathrm{AO}, \mathrm{~A} 1 \\ & \mathrm{~V}, \mathrm{Z} \end{aligned}$ | Unexecuted |  | 1.4 | 0.64 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  | 8.4 | $\begin{aligned} & \hline \mathrm{V}, \mathrm{Z} \\ & 3.91 \end{aligned}$ | 34 | 28 | 34 | 34 | 5.2 |
|  |  |  |  | Other <br> than $\mathrm{V}, \mathrm{Z}$ <br> 1.12 |  |  |  |  |  |
|  | R | Unexecuted |  |  | 1.4 | 0.64 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  | 4.6 | 2.27 | 43 | 35 | 43 | 43 | 6.7 |
| NOP |  |  | - | 0.20 | 0.09 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
| FENDEND | M9084 OFF |  |  | 435 | 342 | 2688 | 2150 | 2688 | 2688 | $\begin{aligned} & \hline \text { YO ON } \\ & 466.6 \end{aligned}$ |
|  |  |  |  | $\begin{gathered} \hline \text { OFF } \\ 432.6 \end{gathered}$ |  |  |  |  |  |  |
|  | M9084 ON |  |  |  | 285 | 264 | 2575 | 2060 | 2575 | 2575 | $\begin{aligned} & \hline \mathrm{YOON} \\ & 451.3 \end{aligned}$ |
|  |  |  |  | $\begin{aligned} & \text { OFF } \\ & 415.3 \end{aligned}$ |  |  |  |  |  |  |
| MC | Y | Unexecuted |  | 1.2 | 0.54 | 54 | 43 | 54 | 56 | 8.8 |
|  |  | Executed |  | 1.2 | 0.54 | 39 | 39 | 39 | 51 | 8.0 |
|  | M, L, B, F | Unexecuted |  | 1.2 | 0.54 | 43 | 43 | 43 | 54 | 8.8 |
|  |  | Executed |  | 1.2 | 0.54 | 39 | 39 | 39 | 49 | 8.0 |
| MCR | - |  |  | 0.60 | 0.27 | 26 | 26 | 26 | 33 | 5.2 |

R: Refresh mode, D: Direct mode

* Value for A2USH board

Table 2.1 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AnS |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  |  |  | R | D | R | D | R | D |
| $\begin{aligned} & \text { PLS } \\ & \text { PLF } \end{aligned}$ | Y | Unexecuted |  | 59 | 61 | 16.8 | 16.8 | 11.7 | 13.7 |
|  |  | Executed | ON | 62 | 63 | 17.2 | 17.2 | 11.6 | 13.7 |
|  |  |  | OFF | 60 | 62 | 17.2 | 17.2 | 11.7 | 13.7 |
|  | M, L, B, F | Unexecuted |  | 59 | 59 | 15.2 | 15.2 | 11.7 | 11.7 |
|  |  | Executed | ON | 62 | 62 | 15.6 | 15.6 | 11.6 | 11.6 |
|  |  |  | OFF | 61 | 61 | 15.6 | 15.6 | 11.7 | 11.6 |
| $\begin{aligned} & \text { SET } \\ & \text { SFTP } \end{aligned}$ | Y | Unexecuted |  | 3.0 | 3.0 | 1.4 | 1.4 | 1.0 | 1.0 |
|  |  | Executed |  | 38 | 39 | 12.4 | 12.4 | 8.1 | 10.1 |
|  | M, L, B, F | Unexecuted |  | 3.0 | 3.0 | 1.4 | 1.4 | 1.0 | 1.0 |
|  |  | Executed |  | 38 | 38 | 10.8 | 10.8 | 8.1 | 8.1 |
| MPS | - |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
| MRD | - |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
| MPP | - |  |  | 1.0 | 1.0 | 0.33 | 0.33 | 0.25 | 0.25 |
| CJ | Without index qualification |  |  | 39 | 39 | 10.2 | 10.2 | 7.6 | 10.0 |
|  | With index qualification |  |  | 48 | 48 | 12.6 | 12.6 | 9.5 | 11.9 |
| SCJ | Without index qualification |  |  | 71 | 71 | 17.8 | 17.7 | 13.3 | 13.3 |
|  | With index qualification |  |  | 81 | 81 | 20.2 | 20.5 | 15.1 | 15.1 |
| JMP |  |  |  | 39 | 39 | 10.2 | 10.3 | 7.6 | 7.6 |
| CALL | Without index qualification |  |  | 74 | 74 | 17.8 | 17.9 | 13.3 | 13.3 |
|  | With index qualification |  |  | 78 | 78 | 20.2 | 20.3 | 15.1 | 15.1 |
| CALLP | Without index qualification |  |  | 70 | 70 | 17.8 | 17.9 | 13.2 | 13.2 |
|  | With index qualification |  |  | 78 | 78 | 20.2 | 20.3 | 15.1 | 15.1 |
| RET |  |  |  | 50 | 50 | 10.4 | 10.3 | 9.3 | 9.6 |
| El |  |  |  | 38 | 38 | 9.6 | 9.2 | 7.1 | 7.1 |
| DI |  |  |  | 66 | 66 | 6.8 | 7.0 | 6.5 | 6.5 |
| IRET |  |  |  | 120 | 120 | 58.4 | 57.6 | 43.2 | 45.1 |
| SUB | Without index qualification |  |  | 79 | 79 | 39.8 | 17.6 | 19.0 | 13.0 |
|  | With index qualification |  |  | 85 | 85 | 41.4 | 19.2 | 20.0 | 15.0 |
| SUBP | Without index qualification |  |  | 79 | 79 | 39.8 | 17.6 | 19.0 | 13.0 |
|  | With index qualification |  |  | 85 | 85 | 41.4 | 19.2 | 20.0 | 15.0 |
| CHG | M9084 OFF |  |  | 2420 | 2420 | - | - | - | - |
|  | M9084 ON |  |  | 2340 | 2340 | - | - | - | - |
| FOR |  |  |  | 53 | 53 | 11.4 | 11.6 | 10.1 | 10.1 |
| NEXT |  |  |  | 41 | 41 | 8.0 | 8.1 | 7.5 | 8.2 |
| STOP |  |  |  | - | - | - | - | - | - |

R: Refresh mode, D: Direct mode

Table 2.1 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{S}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A2AS (S1) | $\begin{gathered} \hline \text { A2USH-S1 } \\ \text { A2USH } \\ \text { board } \end{gathered}$ | A2C | A52G |  |  | A1FX |
|  |  |  |  | R | R | R | R | R | D | R |
| $\begin{aligned} & \text { PLS } \\ & \text { PLF } \end{aligned}$ | Y | Unexecuted |  | 2.2 | 0.99 | 59 | 59 | 59 | 76 | 11.7 |
|  |  | Executed | ON | 2.2 | 0.99 | 62 | 62 | 62 | 79 | 11.6 |
|  |  |  | OFF | 2.2 | 0.99 | 60 | 60 | 60 | 77 | 11.7 |
|  | M, L, B, F | Unexecuted |  | 2.2 | 0.99 | 59 | 59 | 59 | 74 | 11.7 |
|  |  | Executed | ON | 2.2 | 0.99 | 62 | 62 | 62 | 78 | 11.6 |
|  |  |  | OFF | 2.2 | 0.99 | 61 | 61 | 61 | 76 | 11.7 |
| $\begin{aligned} & \text { SET } \\ & \text { SFTP } \end{aligned}$ | Y | Unexecuted |  | 1.4 | 0.63 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  | 4.4 | 1.99 | 47 | 38 | 47 | 49 | 8.1 |
|  | M, L, B, F | Unexecuted |  | 1.4 | 0.63 | 3.0 | 3.0 | 3.0 | 3.0 | 1.0 |
|  |  | Executed |  | 4.4 | 1.99 | 47 | 38 | 47 | 47 | 8.1 |
| MPS | - |  |  | 0.20 | 0.09 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
| MRD | - |  |  | 0.20 | 0.09 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
| MPP | - |  |  | 0.20 | 0.09 | 1.3 | 1.0 | 1.3 | 1.3 | 0.25 |
| CJ | Without index qualification |  |  | 6.6 | 3.08 | 49 | 39 | 49 | 49 | 10.0 |
|  | With index qualification |  |  | 6.6 | 3.08 | 60 | 48 | 60 | 60 | 11.9 |
| SCJ | Without index qualification |  |  | 6.6 | 3.08 | 89 | 71 | 89 | 89 | 13.3 |
|  | With index qualification |  |  | 6.6 | 3.08 | 101 | 81 | 101 | 101 | 15.1 |
| JMP |  |  |  | 6.6 | 3.08 | 49 | 39 | 49 | 49 | 7.6 |
| CALL | Without index qualification |  |  | 10 | 4.82 | 93 | 74 | 93 | 93 | 13.3 |
|  | With index qualification |  |  | 10 | 4.82 | 98 | 78 | 98 | 98 | 15.1 |
| CALLP | Without index qualification |  |  | 10 | 4.82 | 87 | 70 | 87 | 87 | 13.2 |
|  | With index qualification |  |  | 10 | 4.82 | 98 | 78 | 98 | 98 | 15.1 |
| RET |  |  |  | 7.0 | 3.19 | 63 | 50 | 63 | 63 | 9.3 |
| El |  |  |  | 3.0 | 1.08 | 47 | 38 | 47 | 47 | 7.1 |
| DI |  |  |  | 3.2 | 1.08 | 82 | 66 | 82 | 82 | 6.5 |
| IRET |  |  |  | 3.4 | 1.08 | 150 | 120 | 150 | 150 | 43.2 |
| SUB | Without index qualification |  |  | - | - | 98 | 79 | 98 | 98 | 19.0 |
|  | With index qualification |  |  | - | - | 107 | 85 | 107 | 107 | 20.0 |
| SUBP | Without index qualification |  |  | - | - | 98 | 79 | 98 | 98 | 19.0 |
|  | With index qualification |  |  | - | - | 107 | 85 | 107 | 107 | 20.0 |
| CHG | M9084 OFF |  |  | 450 | - | 3025 | 2420 | 3025 | 3025 | - |
|  | M9084 ON |  |  | 301 | - | 2925 | 2340 | 2925 | 2925 | - |
| FOR |  |  |  | 5.8 | 2.73 | 67 | 53 | 67 | 67 | 10.1 |
| NEXT |  |  |  | 8.0 | 3.47 | 51 | 41 | 51 | 51 | 7.5 |
| STOP |  |  |  | - | - | - | - | - | - | - |

R: Refresh mode, D: Direct mode

## POINTS

(1) "When not executed" in the above table indicates that the input condition is off.

(2) "When not counted" of OUT C instruction indicates that the input condition remains on and the counter does not count.
(3) "OFF" of PLS and PLF instructions indicates that the input condition remains on 1 scan after it has turned on (off for PLF), and the pulse is not generated.
(4) T/C count processing time and refresh time are not included in the FEND, END, CHG instruction processing times.
(2) Basic Instructions

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct Mode | Refresh Mode | Direct <br> Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| LD= |  | 70 | 70 | 87 | 19.2 | 19.6 | 14.7 | 14.6 |
| AND= |  | 61 | 62 | 81 | 17.0 | 17.0 | 12.9 | 12.8 |
| OR= |  | 67 | 66 | 85 | 18.0 | 18.2 | 13.7 | 13.6 |
| LDD= |  | 133 | 134 | 119 | 36.4 | 37.1 | 27.5 | 27.5 |
| ANDD= |  | 124 | 125 | 210 | 33.6 | 34.3 | 25.3 | 25.5 |
| ORD= |  | 133 | 133 | 218 | 36.2 | 36.9 | 27.3 | 27.5 |
| LD<> |  | 69 | 69 | 86 | 19.4 | 19.2 | 14.5 | 14.5 |
| AND<> |  | 60 | 60 | 79 | 16.2 | 16.2 | 12.3 | 12.3 |
| OR<> |  | 66 | 66 | 84 | 17.4 | 17.6 | 13.1 | 13.0 |
| LDD<> |  | 131 | 132 | 217 | 35.6 | 35.6 | 26.9 | 26.7 |
| ANDD<> |  | 129 | 129 | 215 | 35.2 | 35.4 | 26.7 | 26.7 |
| ORD<> |  | 129 | 129 | 214 | 34.4 | 34.6 | 25.9 | 25.9 |
| LD> |  | 67 | 67 | 84 | 18.8 | 19.0 | 14.3 | 14.3 |
| AND> |  | 60 | 60 | 79 | 17.0 | 17.4 | 12.7 | 12.9 |
| OR> |  | 66 | 65 | 83 | 17.2 | 17.6 | 12.9 | 12.9 |
| LDD> |  | 133 | 133 | 219 | 36.4 | 36.2 | 27.5 | 27.3 |
| ANDD> |  | 131 | 131 | 217 | 38.5 | 36.4 | 27.1 | 27.1 |
| ORD> |  | 131 | 130 | 219 | 35.2 | 35.2 | 26.5 | 26.5 |
| LD>= |  | 71 | 71 | 88 | 19.6 | 19.6 | 14.9 | 14.8 |
| AND>= |  | 61 | 61 | 81 | 16.6 | 16.8 | 12.5 | 12.4 |
| OR>= |  | 69 | 68 | 86 | 18.6 | 19.0 | 14.1 | 13.8 |
| LDD>= |  | 137 | 137 | 222 | 37.8 | 38.0 | 28.3 | 28.2 |
| ANDD>= |  | 127 | 128 | 213 | 35.0 | 35.0 | 26.1 | 26.2 |
| ORD>= |  | 137 | 136 | 221 | 37.6 | 37.8 | 28.3 | 28.0 |
| LD< |  | 69 | 69 | 86 | 19.4 | 19.4 | 14.7 | 14.5 |
| AND< |  | 59 | 60 | 79 | 16.6 | 16.4 | 12.5 | 12.3 |
| OR< |  | 66 | 65 | 84 | 17.2 | 17.2 | 13.1 | 13.0 |
| LDD< |  | 133 | 133 | 219 | 36.2 | 36.6 | 27.3 | 27.5 |
| ANDD< |  | 131 | 131 | 217 | 36.0 | 36.4 | 27.1 | 27.1 |
| ORD< |  | 131 | 130 | 215 | 35.4 | 35.4 | 26.5 | 26.4 |
| LD<= |  | 71 | 71 | 88 | 19.8 | 19.6 | 14.9 | 14.7 |
| AND<= |  | 61 | 61 | 80 | 17.9 | 16.7 | 12.3 | 12.3 |
| $\mathrm{OR}<=$ |  | 69 | 68 | 86 | 18.6 | 18.9 | 13.9 | 13.9 |
| LDD<= |  | 137 | 136 | 222 | 37.8 | 37.8 | 28.5 | 28.3 |
| ANDD<= |  | 127 | 128 | 213 | 34.8 | 34.8 | 26.3 | 26.1 |
| ORD<= |  | 137 | 136 | 221 | 37.4 | 37.6 | 28.3 | 28.1 |

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) | $\begin{aligned} & \text { A2USH-S1 } \\ & \text { A2USH } \\ & \text { board } \end{aligned}$ | A2C | A52G | AOJ2H |  |  | A1FX |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  | Refresh Mode |
|  |  |  |  |  |  |  | Other than X, Y | X, Y |  |
| LD= |  | 3.8 | 1.91 | 88 | 70 | 88 | 88 | 109 | 14.7 |
| AND= |  | 2.6 | 1.45 | 76 | 61 | 76 | 77 | 101 | 12.9 |
| OR= |  | 2.8 | 2.00 | 84 | 67 | 84 | 83 | 106 | 13.7 |
| LDD= |  | 10 | 5.18 | 166 | 133 | 166 | 168 | 149 | 27.5 |
| ANDD= |  | 5.9 | 4.64 | 155 | 124 | 155 | 156 | 263 | 25.3 |
| ORD= |  | 6.3 | 1.99 | 166 | 133 | 166 | 167 | 273 | 27.3 |
|  |  |  | 4.53 * |  |  |  |  |  |  |
| LD<> |  | 4.1 | 1.91 | 86 | 69 | 86 | 87 | 108 | 14.5 |
| AND<> |  | 2.6 | 1.45 | 75 | 60 | 75 | 75 | 99 | 12.3 |
| OR<> |  | 2.8 | 2.00 | 83 | 66 | 83 | 82 | 105 | 13.1 |
| LDD<> |  | 10 | 5.18 | 164 | 131 | 164 | 166 | 272 | 26.9 |
| ANDD<> |  | 5.9 | 4.64 | 161 | 129 | 161 | 162 | 269 | 26.7 |
| ORD<> |  | 6.1 | 1.99 | 161 | 129 | 161 | 161 | 268 | 25.9 |
|  |  |  | 4.53 * |  |  |  |  |  |  |
| LD> |  | 4.1 | 1.91 | 84 | 67 | 84 | 84 | 106 | 14.3 |
| AND> |  | 2.6 | 1.45 | 75 | 60 | 75 | 75 | 99 | 12.7 |
| OR> |  | 2.8 | 2.00 | 83 | 66 | 83 | 81 | 104 | 12.9 |
| LDD> |  | 9.7 | 5.18 | 166 | 133 | 166 | 167 | 274 | 27.5 |
| ANDD> |  | 5.8 | 4.64 | 164 | 131 | 164 | 164 | 272 | 27.1 |
| ORD> |  | 6.0 | 1.99 | 164 | 131 | 164 | 163 | 274 | 26.5 |
|  |  |  | 4.53 * |  |  |  |  |  |  |
| LD>= |  | 4.1 | 1.91 | 88 | 71 | 88 | 89 | 110 | 14.9 |
| AND>= |  | 2.6 | 1.45 | 76 | 66 | 76 | 77 | 101 | 12.5 |
| OR>= |  | 2.8 | 2.00 | 86 | 69 | 86 | 86 | 108 | 14.1 |
| LDD>= |  | 9.7 | 5.18 | 171 | 137 | 171 | 172 | 278 | 28.3 |
| ANDD>= |  | 5.8 | 4.64 | 159 | 127 | 159 | 161 | 267 | 26.1 |
| ORD>= |  | 6.0 | 1.99 | 171 | 137 | 171 | 171 | 277 | 28.3 |
|  |  |  | 4.53 * |  |  |  |  |  |  |
| LD< |  | 4.1 | 1.91 | 86 | 69 | 86 | 87 | 108 | 14.7 |
| AND< |  | 2.6 | 1.45 | 74 | 59 | 74 | 75 | 99 | 12.5 |
| OR< |  | 2.8 | 2.00 | 83 | 66 | 83 | 82 | 105 | 13.1 |
| LDD< |  | 9.7 | 5.18 | 166 | 133 | 166 | 167 | 274 | 27.3 |
| ANDD< |  | 5.8 | 4.64 | 164 | 131 | 164 | 164 | 272 | 27.1 |
| ORD< |  | 6.0 | 1.99 | 164 | 131 | 164 | 163 | 269 | 26.5 |
|  |  |  | 4.53 * |  |  |  |  |  |  |
| LD<= |  | 4.1 | 1.91 | 89 | 71 | 89 | 89 | 110 | 14.9 |
| AND<= |  | 2.6 | 1.45 | 76 | 61 | 76 | 77 | 101 | 12.3 |
| OR<= |  | 2.8 | 2.00 | 86 | 69 | 86 | 85 | 108 | 13.9 |
| LDD<= |  | 9.7 | 5.18 | 171 | 137 | 171 | 171 | 278 | 28.5 |
| ANDD<= |  | 5.8 | 4.64 | 160 | 127 | 160 | 161 | 267 | 26.3 |
| ORD<= |  | 6.0 | 1.99 | 171 | 137 | 171 | 171 | 277 | 28.3 |
|  |  |  | 4.53 * |  |  |  |  |  |  |

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct Mode | Refresh Mode | Direct Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| +SD |  | 44 | 45 | 59 | 11.6 | 11.9 | 8.7 | 8.6 |
| +PS D |  | 44 | 45 | 59 | 11.4 | 12.1 | 8.6 | 8.6 |
| $D+S D$ |  | 69 | 69 | 90 | 18.2 | 18.5 | 13.7 | 13.6 |
| D+P S D |  | 69 | 69 | 90 | 18.0 | 18.3 | 13.6 | 13.2 |
| + S1 S2 D |  | 77 | 77 | 103 | 20.2 | 20.7 | 15.3 | 15.2 |
| +P S1 S2 D |  | 77 | 77 | 103 | 20.2 | 20.5 | 15.2 | 14.8 |
| D+S1 S2 D |  | 99 | 99 | 246 | 25.6 | 25.9 | 19.3 | 19.2 |
| D+P S1 S2 D |  | 99 | 99 | 246 | 25.8 | 26.3 | 19.4 | 19.2 |
| -SD |  | 45 | 45 | 59 | 11.6 | 12.1 | 8.7 | 8.6 |
| -P S D |  | 45 | 45 | 59 | 11.8 | 12.1 | 8.6 | 8.6 |
| D-S D |  | 69 | 69 | 90 | 18.0 | 18.5 | 13.7 | 13.6 |
| D-P S D |  | 69 | 69 | 90 | 18.0 | 18.7 | 13.6 | 13.2 |
| - S1 S2 D |  | 79 | 79 | 107 | 20.8 | 21.3 | 15.7 | 15.6 |
| -P S1 S2 D |  | 79 | 79 | 107 | 20.8 | 21.3 | 15.8 | 15.6 |
| D-S1 S2 D |  | 99 | 99 | 130 | 27.0 | 25.7 | 20.3 | 20.4 |
| D-P S1 S2 D |  | 99 | 99 | 130 | 26.8 | 27.3 | 20.4 | 20.2 |
| * S1 S2 D |  | 94 | 95 | 168 | 22.0 | 22.7 | 16.5 | 16.4 |
| *P S1 S2 D |  | 94 | 95 | 168 | 21.8 | 22.7 | 16.6 | 16.6 |
| D*S1 S2 D |  | 341 | 340 | 370 | 98.2 | 98.3 | 73.7 | 73.6 |
| D*P S1 S2 D |  | 341 | 340 | 370 | 98.2 | 98.5 | 73.6 | 73.8 |
| / S1 S2 D |  | 102 | 103 | 99 | 23.2 | 23.9 | 17.7 | 17.4 |
| /P S1 S2 D |  | 102 | 103 | 99 | 23.2 | 23.9 | 17.4 | 17.4 |
| D/ S1 S2 D |  | 393 | 394 | 412 | 106.8 | 107.5 | 80.1 | 80.2 |
| D/P S1 S2 D |  | 393 | 394 | 412 | 106.6 | 107.3 | 80.2 | 80.2 |
| INC |  | 29 | 29 | 38 | 7.2 | 7.5 | 5.7 | 5.4 |
| INCP |  | 29 | 29 | 38 | 7.4 | 7.7 | 5.4 | 5.4 |
| DINC |  | 42 | 42 | 132 | 10.6 | 11.3 | 8.1 | 8.0 |
| DINCP |  | 42 | 42 | 132 | 10.6 | 11.1 | 7.9 | 7.8 |
| DEC |  | 31 | 31 | 39 | 7.8 | 8.5 | 6.1 | 5.8 |
| DECP |  | 31 | 31 | 39 | 7.8 | 8.3 | 5.9 | 5.8 |
| DDEC |  | 42 | 42 | 54 | 10.6 | 11.1 | 8.1 | 8.0 |
| DDECP |  | 42 | 42 | 54 | 2.7 | 1.9 | 8.1 | 7.8 |

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) | A2USH-S1 A2USH board | A2C | A52G | A0J2H |  |  | $\begin{gathered} \text { A1FX } \\ \hline \begin{array}{c} \text { Refresh } \\ \text { Mode } \end{array} \end{gathered}$ |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  |  |
|  |  |  |  |  |  |  | Other than X, Y | X, Y |  |
| + S D |  | 2.8 | 1.28 | 55 | 44 | 55 | 56 | 74 | 8.7 |
| +P S D |  | 2.8 | 1.28 | 55 | 44 | 55 | 56 | 74 | 8.6 |
| D+S D |  | 4.0 | 1.82 | 86 | 69 | 86 | 87 | 113 | 13.7 |
| D+P S D |  | 4.0 | 1.82 | 86 | 69 | 86 | 87 | 113 | 13.6 |
| + S1 S2 D |  | 3.2 | 1.45 | 96 | 77 | 96 | 97 | 129 | 15.3 |
| +P S1 S2 D |  | 3.2 | 1.45 | 96 | 77 | 96 | 97 | 129 | 15.2 |
| D+ S1 S2 D |  | 4.6 | 2.09 | 124 | 99 | 124 | 124 | 308 | 19.3 |
| D+P S1 S2 D |  | 4.6 | 2.09 | 124 | 99 | 124 | 124 | 308 | 19.4 |
| -SD |  | 2.8 | 1.27 | 56 | 45 | 56 | 57 | 74 | 8.7 |
| -P S D |  | 2.8 | 1.27 | 56 | 45 | 56 | 57 | 74 | 8.6 |
| D-SD |  | 4.0 | 1.82 | 86 | 69 | 86 | 87 | 113 | 13.7 |
| D-PSD |  | 4.0 | 1.82 | 86 | 69 | 86 | 87 | 113 | 13.6 |
| - S1 S2 D |  | 3.2 | 1.45 | 99 | 79 | 99 | 99 | 134 | 15.7 |
| -P S1 S2 D |  | 3.2 | 1.45 | 99 | 79 | 99 | 99 | 134 | 15.8 |
| D- S1 S2 D |  | 4.6 | 2.09 | 124 | 99 | 124 | 124 | 163 | 20.3 |
| D-P S1 S2 D |  | 4.6 | 2.09 | 124 | 99 | 124 | 124 | 163 | 20.4 |
| * S1 S2 D |  | 3.4 | 1.55 | 118 | 94 | 118 | 119 | 211 | 16.5 |
| *P S1 S2 D |  | 3.4 | 1.55 | 118 | 94 | 118 | 119 | 211 | 16.6 |
| D* S1 S2 D |  | 20 | 7.45 | 426 | 341 | 426 | 426 | 463 | 73.7 |
| D*P S1 S2 D |  | 20 | 7.45 | 426 | 341 | 426 | 426 | 463 | 73.6 |
| 1 S1 S2 D |  | 11 | 5.18 | 128 | 102 | 128 | 129 | 124 | 17.7 |
| /P S1 S2 D |  | 11 | 5.18 | 128 | 102 | 128 | 129 | 124 | 17.4 |
| D/ S1 S2 D |  | 36 | 15.72 | 491 | 393 | 491 | 493 | 516 | 80.1 |
| D/P S1 S2 D |  | 36 | 15.72 | 491 | 393 | 491 | 493 | 516 | 80.2 |
| INC |  | 2.0 | 0.91 | 36 | 29 | 36 | 37 | 47 | 5.7 |
| INCP |  | 2.0 | 0.91 | 36 | 29 | 36 | 37 | 47 | 5.4 |
| DINC |  | 2.4 | 1.09 | 53 | 42 | 53 | 53 | 166 | 8.1 |
| DINCP |  | 2.4 | 1.09 | 53 | 42 | 53 | 53 | 166 | 7.9 |
| DEC |  | 2.0 | 0.91 | 39 | 31 | 39 | 39 | 49 | 6.1 |
| DECP |  | 2.0 | 0.91 | 39 | 31 | 39 | 39 | 49 | 5.9 |
| DDEC |  | 2.4 | 1.09 | 53 | 42 | 53 | 53 | 67 | 8.1 |
| DDECP |  | 2.4 | 1.09 | 53 | 42 | 53 | 53 | 67 | 8.1 |

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct <br> Mode | Refresh Mode | Direct <br> Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| $B+S D$ |  | 123 | 123 | 183 | 33.6 | 34.1 | 25.3 | 25.2 |
| $B+P S D$ |  | 123 | 123 | 183 | 34.0 | 34.3 | 25.2 | 25.0 |
| $D B+S D$ |  | 175 | 176 | 280 | 47.0 | 47.5 | 35.2 | 35.2 |
| DB+P S D |  | 175 | 176 | 280 | 46.8 | 47.7 | 35.4 | 35.0 |
| B + S1 S2 D |  | 129 | 129 | 192 | 35.2 | 35.7 | 26.5 | 26.4 |
| B+P S1 S2 D |  | 129 | 129 | 192 | 35.2 | 35.5 | 26.6 | 26.2 |
| DB+S1 S2 D |  | 187 | 186 | 294 | 50.2 | 50.9 | 37.7 | 37.8 |
| DB+P S1 S2 D |  | 187 | 186 | 294 | 50.2 | 50.5 | 37.5 | 37.8 |
| B-S D |  | 125 | 125 | 185 | 33.2 | 33.7 | 24.9 | 24.8 |
| B-P S D |  | 125 | 125 | 185 | 33.0 | 33.7 | 24.9 | 24.6 |
| DB- S D |  | 175 | 175 | 280 | 46.8 | 47.3 | 35.3 | 35.0 |
| DB-P S D |  | 175 | 175 | 280 | 46.8 | 47.3 | 35.1 | 35.0 |
| B- S1 S2 D |  | 133 | 133 | 203 | 36.2 | 36.9 | 27.3 | 27.0 |
| B-P S1 S2 D |  | 133 | 133 | 203 | 36.2 | 36.7 | 27.1 | 27.0 |
| DB- S1 S2 D |  | 185 | 186 | 294 | 50.4 | 50.6 | 38.1 | 37.8 |
| DB-P S1 S2 D |  | 185 | 186 | 294 | 50.4 | 51.1 | 37.9 | 37.4 |
| B*S1 S2 D |  | 299 | 300 | 358 | 79.8 | 80.1 | 60.1 | 59.4 |
| B*P S1 S2 D |  | 299 | 300 | 358 | 80.0 | 80.1 | 59.7 | 59.8 |
| DB*S1 S2 D |  | 941 | 939 | 1044 | 245.6 | 246.3 | 184.3 | 184.2 |
| DB*P S1 S2 D |  | 941 | 939 | 1044 | 245.8 | 246.1 | 184.3 | 184.2 |
| B/ S1 S2 D |  | 235 | 236 | 274 | 61.4 | 61.7 | 46.2 | 46.6 |
| B/P S1 S2 D |  | 235 | 236 | 274 | 61.2 | 61.7 | 46.1 | 46.6 |
| DB/ S1 S2 D |  | 896 | 894 | 954 | 246.4 | 246.9 | 185.1 | 184.8 |
| DB/P S1 S2 D |  | 896 | 894 | 954 | 246.0 | 276.5 | 184.5 | 184.8 |
| BCD |  | 82 | 83 | 90 | 22.0 | 22.3 | 16.3 | 16.5 |
| BCDP |  | 82 | 83 | 90 | 22.0 | 22.5 | 16.7 | 16.6 |
| DBCD |  | 219 | 220 | 284 | 59.2 | 59.7 | 44.3 | 44.4 |
| DBCDP |  | 219 | 220 | 284 | 59.2 | 59.7 | 44.5 | 44.8 |
| BIN |  | 79 | 78 | 86 | 20.8 | 21.5 | 15.7 | 16.0 |
| BINP |  | 79 | 78 | 86 | 20.8 | 21.3 | 15.7 | 15.8 |
| DBIN |  | 215 | 216 | 280 | 58.2 | 58.9 | 43.9 | 43.8 |
| DBINP |  | 215 | 216 | 280 | 58.2 | 58.9 | 43.7 | 43.8 |

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) <br> Refresh <br> Mode | A2USH-S1 <br> A2USH <br> board <br> Refresh <br> Mode | A2C <br> Refresh Mode | $\qquad$ <br> Refresh Mode | A0J2H |  |  | $\qquad$ <br> Refresh Mode |
|  |  |  |  |  |  | Refresh Mode | Direct Mode |  |  |
|  |  |  |  |  |  |  | Other than $\mathrm{X}, \mathrm{Y}$ | X, Y |  |
| $B+S D$ |  | 6.4 | 2.82 | 154 | 123 | 154 | 154 | 229 | 25.3 |
| $B+P$ S |  | 6.4 | 2.82 | 154 | 123 | 154 | 154 | 229 | 25.2 |
| DB+S D |  | 34 | 15.17 | 219 | 175 | 219 | 221 | 351 | 35.2 |
| DB+P S D |  | 34 | 15.17 | 219 | 175 | 219 | 221 | 351 | 35.4 |
| B+ S1 S2 D |  | 14 | 6.54 | 161 | 129 | 161 | 162 | 241 | 26.5 |
| B+P S1 S2 D |  | 14 | 6.54 | 161 | 129 | 161 | 162 | 241 | 26.6 |
| DB+S1 S2 D |  | 31 | 13.90 | 234 | 187 | 234 | 233 | 368 | 37.7 |
| DB+P S1 S2 D |  | 31 | 13.90 | 234 | 187 | 234 | 233 | 368 | 37.5 |
| $B-S D$ |  | 6.2 | 2.73 | 154 | 125 | 154 | 156 | 232 | 24.9 |
| B-PSD |  | 6.2 | 2.73 | 154 | 125 | 154 | 156 | 232 | 24.9 |
| DB-S D |  | 32 | 14.09 | 219 | 175 | 219 | 219 | 351 | 35.3 |
| DB-P S D |  | 32 | 14.09 | 219 | 175 | 219 | 219 | 351 | 35.1 |
| $B-\mathrm{S} 1 \mathrm{~S} 2 \mathrm{D}$ |  | 14 | 6.18 | 166 | 133 | 166 | 167 | 254 | 27.3 |
| B-P S1 S2 D |  | 14 | 6.18 | 166 | 133 | 166 | 167 | 254 | 27.1 |
| DB-S1 S2 D |  | 29 | 12.82 | 231 | 185 | 231 | 233 | 368 | 38.1 |
| DB-P S1 S2 D |  | 29 | 12.82 | 231 | 185 | 231 | 233 | 368 | 37.9 |
| B*S1 S2 D |  | 14 | 6.45 | 374 | 299 | 374 | 376 | 448 | 60.1 |
| B*P S1 S2 D |  | 14 | 6.45 | 374 | 299 | 374 | 376 | 448 | 59.7 |
| DB*S1 S2 D |  | 89 | 37.16 | 1176 | 941 | 1176 | 1174 | 1306 | 184.3 |
| DB*P S1 S2 D |  | 89 | 37.16 | 1176 | 941 | 1176 | 1174 | 1306 | 184.3 |
| B/ S1 S2 D |  | 11 | 4.81 | 294 | 235 | 294 | 296 | 343 | 46.2 |
| B/P S1 S2 D |  | 11 | 4.81 | 294 | 235 | 294 | 296 | 343 | 46.1 |
| DB/S1 S2 D |  | 62 | 25.07 | 1120 | 896 | 1120 | 1118 | 1193 | 185.1 |
| DB/P S1 S2 D |  | 62 | 25.07 | 1120 | 896 | 1120 | 1118 | 1193 | 184.5 |
| BCD |  | 3.0 | 1.37 | 103 | 82 | 103 | 104 | 113 | 16.3 |
| BCDP |  | 3.0 | 1.37 | 103 | 82 | 103 | 104 | 113 | 16.7 |
| DBCD |  | 13 | 5.72 | 274 | 219 | 274 | 276 | 356 | 44.3 |
| DBCDP |  | 13 | 5.72 | 274 | 219 | 274 | 276 | 356 | 44.5 |
| BIN |  | 3.0 | 1.36 | 99 | 79 | 99 | 98 | 108 | 15.7 |
| BINP |  | 3.0 | 1.36 | 99 | 79 | 99 | 98 | 108 | 15.7 |
| DBIN |  | 6.0 | 2.73 | 269 | 215 | 269 | 271 | 351 | 43.9 |
| DBINP |  | 6.0 | 2.73 | 269 | 215 | 269 | 271 | 351 | 43.7 |

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct <br> Mode | Refresh Mode | Direct <br> Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| MOV |  | 47 | 47 | 57 | 11.8 | 12.3 | 9.1 | 9.0 |
| MOVP |  | 47 | 47 | 57 | 11.8 | 12.5 | 8.9 | 9.0 |
| DMOV |  | 67 | 67 | 87 | 17.2 | 17.7 | 13.1 | 13.0 |
| DMOVP |  | 67 | 67 | 87 | 17.2 | 17.9 | 13.1 | 13.0 |
| XCH |  | 60 | 61 | 84 | 15.8 | 16.3 | 11.9 | 11.8 |
| XCHP |  | 60 | 61 | 84 | 15.8 | 16.3 | 11.9 | 11.8 |
| DXCH |  | 107 | 107 | 141 | 28.8 | 29.5 | 21.7 | 21.6 |
| DXCHP |  | 107 | 107 | 141 | 28.8 | 29.1 | 21.7 | 21.8 |
| CML |  | 43 | 43 | 57 | 10.8 | 11.5 | 8.3 | 8.4 |
| CMLP |  | 43 | 43 | 57 | 10.8 | 11.5 | 8.3 | 8.2 |
| DCML |  | 74 | 75 | 108 | 20.2 | 20.9 | 15.1 | 15.2 |
| DCMLP |  | 74 | 75 | 108 | 20.2 | 20.7 | 15.3 | 15.0 |
| BMOV S D n | $\mathrm{n}=96$ | 399 | 400 | 7144 | 59.2 | 59.5 | 44.4 | 44.4 |
| BMOVP S D n | $\mathrm{n}=96$ | 399 | 400 | 7144 | 59.2 | 59.5 | 44.5 | 44.3 |
| FMOV S D n | $\mathrm{n}=96$ | 229 | 228 | 1029 | 33.8 | 34.5 | 25.4 | 25.4 |
| FMOVP S D n | $\mathrm{n}=96$ | 229 | 228 | 1029 | 33.8 | 34.3 | 25.5 | 25.4 |

Table 2.2 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) | $\begin{aligned} & \text { A2USH-S1 } \\ & \text { A2USH } \\ & \text { board } \end{aligned}$ | A2C | A52G | A0J2H |  |  | A1FX <br> Refresh Mode |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  |  |
|  |  |  |  |  |  |  | Other than X, Y | X, Y |  |
| MOV |  | 1.2 | 0.55 | 59 | 47 | 59 | 59 | 71 | 9.1 |
| MOVP |  | 1.2 | 0.55 | 59 | 47 | 59 | 59 | 71 | 8.9 |
| DMOV |  | 3.2 | 1.45 | 84 | 67 | 84 | 84 | 109 | 13.1 |
| DMOVP |  | 3.2 | 1.45 | 84 | 67 | 84 | 84 | 109 | 13.1 |
| XCH |  | 2.8 | 1.27 | 75 | 60 | 75 | 76 | 105 | 11.9 |
| XCHP |  | 2.8 | 1.27 | 75 | 60 | 75 | 76 | 105 | 11.9 |
| DXCH |  | 4.2 | 1.82 | 134 | 107 | 134 | 134 | 177 | 21.7 |
| DXCHP |  | 4.2 | 1.82 | 134 | 107 | 134 | 134 | 177 | 21.7 |
| CML |  | 2.4 | 1.09 | 54 | 43 | 54 | 54 | 72 | 8.3 |
| CMLP |  | 2.4 | 1.09 | 54 | 43 | 54 | 54 | 72 | 8.3 |
| DCML |  | 3.2 | 1.45 | 93 | 74 | 93 | 94 | 136 | 15.1 |
| DCMLP |  | 3.2 | 1.45 | 93 | 74 | 93 | 94 | 136 | 15.3 |
| BMOV S D n | $\mathrm{n}=96$ | 72 | 32.73 | 499 | 399 | 499 | 501 | 8931 | 44.4 |
| BMOVP S D n | $\mathrm{n}=96$ | 72 | 32.73 | 499 | 399 | 499 | 501 | 8931 | 44.5 |
| FMOV S D n | $\mathrm{n}=96$ | 32 | 14.65 | 286 | 229 | 286 | 286 | 1287 | 25.4 |
| FMOVP S D n | $\mathrm{n}=96$ | 32 | 14.65 | 286 | 229 | 286 | 286 | 1287 | 25.5 |

## POINTS

(1) All the basic instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time:

An, A2C and A0J2H $\qquad$ (Number of steps + 1) $\times 1.3(\mu \mathrm{~s})$
AnN, AnS, A3V,A73 and A3N board. (Number of steps +1) $\times 1.0(\mu \mathrm{~s})$
A1SH, A1SJH
(Number of steps +1$) \times 0.33(\mu \mathrm{~s})$
A2SH (S1), A1FX. (Number of steps + 1) $\times 0.25(\mu \mathrm{~s})$
A 3 H and A3M.
(Number of steps + 1) $\times 0.2(\mu \mathrm{~s})$
A2A, A2AS and A2U
(Number of steps +4$) \times 0.2(\mu \mathrm{~s})$
A3A, A3U and A4U
(Number of steps + 4) x $0.15(\mu \mathrm{~s})$
A2USH-S1, A2USH board ..................... (Number of steps + 7) x $0.09(\mu \mathrm{~s})$
(3) Application Instructions

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct <br> Mode | Refresh Mode | Direct <br> Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| WAND S D |  | 60 | 59 | 72 | 15.4 | 15.7 | 11.5 | 11.4 |
| WANDP S D |  | 60 | 59 | 72 | 15.4 | 15.7 | 11.5 | 11.6 |
| DAND |  | 140 | 139 | 240 | 36.2 | 36.5 | 27.1 | 27.2 |
| DANDP |  | 140 | 139 | 240 | 36.2 | 36.5 | 27.1 | 27.2 |
| WAND S1 S2 D |  | 96 | 96 | 152 | 25.8 | 26.1 | 19.3 | 19.2 |
| WANDPS1S2D |  | 96 | 96 | 152 | 25.8 | 26.1 | 19.3 | 19.2 |
| WOR S D |  | 61 | 60 | 72 | 15.0 | 15.5 | 11.1 | 11.2 |
| WORP S D |  | 61 | 60 | 72 | 15.0 | 15.5 | 11.1 | 11.2 |
| DOR |  | 140 | 139 | 240 | 36.4 | 36.7 | 27.3 | 27.2 |
| DORP |  | 140 | 139 | 240 | 36.4 | 36.9 | 27.3 | 27.2 |
| WOR S1 S2 D |  | 97 | 96 | 152 | 25.8 | 26.1 | 19.3 | 19.2 |
| WORP S1 S2 D |  | 97 | 96 | 152 | 25.8 | 26.3 | 19.3 | 19.2 |
| WXOR S D |  | 60 | 59 | 72 | 15.4 | 15.5 | 11.5 | 11.4 |
| WXORP S D |  | 60 | 59 | 72 | 15.4 | 15.5 | 11.5 | 11.6 |
| DXOR |  | 140 | 139 | 240 | 36.2 | 36.7 | 27.1 | 27.2 |
| DXORP |  | 140 | 139 | 240 | 36.4 | 36.5 | 27.3 | 27.2 |
| WXORS1 S2 D |  | 97 | 96 | 152 | 25.6 | 25.9 | 19.3 | 19.2 |
| WXORP S1 S2D |  | 97 | 96 | 152 | 25.6 | 26.1 | 19.3 | 19.2 |
| WXNR S D |  | 64 | 62 | 74 | 15.6 | 16.1 | 11.7 | 11.6 |
| WXNRP S D |  | 64 | 62 | 74 | 15.6 | 15.9 | 11.7 | 11.8 |
| DXNR |  | 142 | 140 | 241 | 36.6 | 37.1 | 27.5 | 27.4 |
| DXNRP |  | 142 | 140 | 241 | 36.6 | 36.9 | 27.5 | 27.6 |
| WXNR S1 S2 D |  | 98 | 96 | 152 | 25.6 | 26.1 | 19.3 | 19.4 |
| WXNRPS1 S2 D |  | 98 | 96 | 152 | 26.0 | 26.3 | 19.5 | 19.4 |
| NEG |  | 50 | 49 | 86 | 12.6 | 13.1 | 9.5 | 9.5 |
| NEGP |  | 50 | 49 | 86 | 12.6 | 13.3 | 9.5 | 9.5 |
| ROR n | $\mathrm{n}=3$ | 52 | 51 | 51 | 12.6 | 13.1 | 9.5 | 9.5 |
| RORP n | $\mathrm{n}=3$ | 52 | 51 | 51 | 12.6 | 12.9 | 9.5 | 9.5 |
| RCR n | $\mathrm{n}=3$ | 59 | 59 | 59 | 14.6 | 15.1 | 10.9 | 11.1 |
| RCRP n | $\mathrm{n}=3$ | 59 | 59 | 59 | 14.6 | 14.9 | 10.9 | 11.0 |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) | $\begin{gathered} \text { A2USH-S1 } \\ \text { A2USH } \\ \text { board } \end{gathered}$ | A2C | A52G | A0J2H |  |  | A1FX |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  | Refresh Mode |
|  |  |  |  |  |  |  | Other than X, Y | X, Y |  |
| WAND S D |  | 2.8 | 1.29 | 74 | 60 | 74 | 73 | 90 | 11.5 |
| WANDP S D |  | 2.8 | 1.29 | 74 | 60 | 74 | 73 | 90 | 11.5 |
| DAND |  | 13 | 5.75 | 174 | 140 | 174 | 173 | 300 | 27.1 |
| DANDP |  | 13 | 5.75 | 174 | 140 | 174 | 173 | 300 | 27.1 |
| WAND S1 S2 D |  | 7.6 | 3.47 | 119 | 96 | 119 | 120 | 190 | 19.3 |
| WANDPS1 S2 D |  | 7.6 | 3.47 | 119 | 96 | 119 | 120 | 190 | 19.3 |
| WOR S D |  | 2.8 | 1.29 | 76 | 61 | 76 | 75 | 90 | 11.1 |
| WORP S D |  | 2.8 | 1.29 | 76 | 61 | 76 | 75 | 90 | 11.1 |
| DOR |  | 13 | 5.74 | 174 | 140 | 174 | 173 | 300 | 27.3 |
| DORP |  | 13 | 5.74 | 174 | 140 | 174 | 173 | 300 | 27.3 |
| WOR S1 S2 D |  | 7.6 | 3.47 | 121 | 97 | 121 | 120 | 190 | 19.3 |
| SORP S1 S2 D |  | 7.6 | 3.47 | 121 | 97 | 121 | 120 | 190 | 19.3 |
| WXOR S D |  | 2.8 | 1.29 | 74 | 60 | 74 | 73 | 90 | 11.5 |
| WXORP S D |  | 2.8 | 1.29 | 74 | 60 | 74 | 73 | 90 | 11.5 |
| DXOR |  | 13 | 5.74 | 174 | 140 | 174 | 173 | 300 | 27.1 |
| DXORP |  | 13 | 5.74 | 174 | 140 | 174 | 173 | 300 | 27.3 |
| WXOR S1 S2 D |  | 7.6 | 3.47 | 121 | 97 | 121 | 120 | 190 | 19.3 |
| WXORP S1 S2 D |  | 7.6 | 3.47 | 121 | 97 | 121 | 120 | 190 | 19.3 |
| WXNR S D |  | 3.0 | 1.38 | 79 | 64 | 79 | 78 | 92 | 11.7 |
| WXNRP S D |  | 3.0 | 1.38 | 79 | 64 | 79 | 78 | 92 | 11.7 |
| DXNR |  | 15 | 6.74 | 177 | 142 | 177 | 175 | 301 | 27.5 |
| DXNRP |  | 15 | 6.74 | 177 | 142 | 177 | 175 | 301 | 27.5 |
| WXNR S1 S2 D |  | 7.8 | 3.56 | 122 | 98 | 122 | 120 | 190 | 19.3 |
| WXNRP S1 S2 D |  | 7.8 | 3.56 | 122 | 98 | 122 | 120 | 190 | 19.5 |
| NEG |  | 8.6 | 3.93 | 62 | 50 | 62 | 61 | 107 | 9.5 |
| NEGP |  | 8.6 | 3.93 | 62 | 50 | 62 | 61 | 107 | 9.5 |
| ROR n | $\mathrm{n}=3$ | 5.8 | 2.65 | 64 | 52 | 64 | 64 | 64 | 9.5 |
| RORP n | $\mathrm{n}=3$ | 5.8 | 2.65 | 64 | 52 | 64 | 64 | 64 | 9.5 |
| RCR n | $\mathrm{n}=3$ | 6.4 | 2.74 | 73 | 59 | 73 | 73 | 73 | 10.9 |
| RCRP n | $\mathrm{n}=3$ | 6.4 | 2.74 | 73 | 59 | 73 | 73 | 73 | 10.9 |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct Mode | Refresh Mode | Direct Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| ROL $n$ | $\mathrm{n}=3$ | 54 | 53 | 53 | 13.2 | 13.7 | 9.9 | 10.0 |
| ROLP n | $\mathrm{n}=3$ | 54 | 53 | 53 | 13.4 | 13.7 | 9.9 | 10.1 |
| RCL $n$ | $\mathrm{n}=3$ | 57 | 57 | 57 | 15.2 | 15.7 | 11.3 | 11.4 |
| RCLP n | $\mathrm{n}=3$ | 57 | 57 | 57 | 15.2 | 15.5 | 11.5 | 11.4 |
| DROR $n$ | $\mathrm{n}=3$ | 70 | 69 | 69 | 18.4 | 18.7 | 13.7 | 13.8 |
| DRORP n | $\mathrm{n}=3$ | 70 | 69 | 69 | 18.2 | 18.9 | 13.1 | 13.7 |
| DRCR $n$ | $\mathrm{n}=3$ | 72 | 72 | 72 | 18.0 | 18.3 | 13.5 | 13.5 |
| DRCRP n | $\mathrm{n}=3$ | 72 | 72 | 72 | 18.0 | 18.5 | 13.5 | 13.4 |
| DROL $n$ | $\mathrm{n}=3$ | 69 | 69 | 69 | 18.4 | 18.7 | 13.7 | 13.8 |
| DROLP n | $\mathrm{n}=3$ | 69 | 69 | 69 | 18.2 | 18.9 | 13.1 | 13.7 |
| DRCL $n$ | $\mathrm{n}=3$ | 68 | 68 | 68 | 18.8 | 19.1 | 14.1 | 14.1 |
| DRCLP n | $\mathrm{n}=3$ | 68 | 68 | 68 | 18.8 | 18.9 | 14.1 | 14.0 |
| SFRD n | $\mathrm{n}=5$ | 74 | 72 | 83 | 18.4 | 17.5 | 13.7 | 13.8 |
| SFRP D n | $\mathrm{n}=5$ | 74 | 72 | 83 | 18.4 | 18.9 | 13.7 | 13.8 |
| BSFR D n | $\mathrm{n}=5$ | 124 | 123 | 124 | 31.6 | 31.7 | 23.7 | 23.8 |
|  | $\mathrm{n}=15$ | - | - | - | 33.6 | 33.9 | 25.1 | 25.2 |
| BSFRP D $n$ | $\mathrm{n}=5$ | 124 | 123 | 124 | 31.6 | 31.9 | 23.5 | 23.5 |
|  | $\mathrm{n}=15$ | - | - | - | 33.6 | 33.9 | 25.3 | 25.0 |
| DSFR D $n$ | $\mathrm{n}=5$ | 118 | 116 | - | 30.2 | 30.5 | 22.5 | 22.6 |
| DSFRP D $n$ | $\mathrm{n}=5$ | 118 | 116 | - | 30.2 | 30.5 | 22.7 | 22.8 |
| SFL D $n$ | $\mathrm{n}=5$ | 74 | 73 | 84 | 19.2 | 19.5 | 14.3 | 14.4 |
| SFLP D $n$ | $\mathrm{n}=5$ | 74 | 73 | 84 | 19.2 | 19.7 | 14.3 | 14.6 |
| BSFL D $n$ | $\mathrm{n}=5$ | 134 | 133 | 134 | 34.4 | 34.7 | 25.7 | 25.8 |
|  | $\mathrm{n}=15$ | - | - | - | 36.0 | 36.5 | 26.9 | 27.2 |
| BSFLP n | $\mathrm{n}=5$ | 134 | 133 | 134 | 34.4 | 34.9 | 25.9 | 25.8 |
|  | $\mathrm{n}=15$ | - | - | - | 36.0 | 36.5 | 27.1 | 27.0 |
| DSFL D $n$ | $\mathrm{n}=5$ | 118 | 17 | - | 30.4 | 30.9 | 22.7 | 22.8 |
| DSFLP D n | $\mathrm{n}=5$ | 118 | 17 | - | 30.4 | 30.9 | 22.9 | 22.8 |
| SER S1 S2 n | $\mathrm{n}=5$ | 200 | 200 | - | 49.8 | 50.1 | 37.3 | 37.2 |
| SERP S1 S2 n | $\mathrm{n}=5$ | 200 | 200 | - | 49.8 | 50.3 | 37.5 | 37.4 |
| SUM |  | 115 | 114 | 131 | 30.8 | 31.1 | 23.1 | 23.2 |
| SUMP |  | 115 | 114 | 131 | 30.8 | 31.3 | 23.3 | 23.2 |
| DSUM |  | 200 | 119 | 231 | 53.8 | 54.3 | 40.3 | 40.4 |
| DSUMP |  | 200 | 119 | 231 | 53.8 | 54.3 | 40.5 | 40.4 |
| DECOS n | $\mathrm{n}=2$ | 164 | 163 | 216 | 43.2 | 43.7 | 32.3 | 32.4 |
| DECOP S D $n$ | $\mathrm{n}=2$ | 164 | 163 | 216 | 43.2 | 43.9 | 32.5 | 32.4 |
| SEG |  | 91 | 91 | 155 | 25.7 | 25.7 | 19.8 | 19.7 |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) | A2USH-S1 A2USH board | A2C | A52G | A0J2H |  |  | A1FX |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  | Refresh Mode |
|  |  |  |  |  |  |  | Other than X, Y | X, Y |  |
| ROL n | n=3 | 11 | 2.66 | 67 | 54 | 67 | 67 | 67 | 9.9 |
| ROLP n | $\mathrm{n}=3$ | 11 | 2.66 | 67 | 54 | 67 | 67 | 67 | 9.9 |
| RCL $n$ | $\mathrm{n}=3$ | 12 | 2.74 | 71 | 57 | 71 | 71 | 71 | 11.3 |
| RCLP n | $\mathrm{n}=3$ | 12 | 2.74 | 71 | 57 | 71 | 71 | 71 | 11.5 |
| DROR n | $\mathrm{n}=3$ | 5.8 | 5.02 | 87 | 70 | 87 | 87 | 87 | 13.7 |
| DRORP n | $\mathrm{n}=3$ | 5.8 | 5.02 | 87 | 70 | 87 | 87 | 87 | 13.7 |
| DRCR n | $\mathrm{n}=3$ | 6.4 | 5.38 | 89 | 72 | 89 | 90 | 90 | 13.5 |
| DRCRP n | $\mathrm{n}=3$ | 6.4 | 5.38 | 89 | 72 | 89 | 90 | 90 | 13.5 |
| DROL $n$ | $\mathrm{n}=3$ | 10 | 4.74 | 87 | 70 | 87 | 87 | 87 | 13.7 |
| DROLP n | $\mathrm{n}=3$ | 10 | 4.74 | 87 | 70 | 87 | 87 | 87 | 13.1 |
| DRCL $n$ | $\mathrm{n}=3$ | 12 | 5.11 | 84 | 68 | 84 | 85 | 85 | 14.1 |
| DRCLP $n$ | $\mathrm{n}=3$ | 12 | 5.11 | 84 | 68 | 84 | 85 | 85 | 14.1 |
| SFR D $n$ | $\mathrm{n}=5$ | 5.0 | 2.1 | 92 | 74 | 92 | 90 | 103 | 13.7 |
| SFRP D $n$ | $\mathrm{n}=5$ | 5.0 | 2.1 | 92 | 74 | 92 | 90 | 103 | 13.7 |
| BSFR D n | $\mathrm{n}=5$ | 29 | 13.09 | 154 | 124 | 154 | 153 | 155 | 23.7 |
|  | $\mathrm{n}=15$ | - | - | - | - | - | - | - | 25.1 |
| BSFRP D $n$ | $\mathrm{n}=5$ | 29 | 13.09 | 154 | 124 | 154 | 153 | 155 | 23.5 |
|  | $\mathrm{n}=15$ | - | - | - | - | - | - | - | 25.3 |
| DSFR D $n$ | $\mathrm{n}=5$ | 18.8 | 8.55 | 147 | 118 | 147 | 145 | - | 22.5 |
| DSFRP D $n$ | $\mathrm{n}=5$ | 18.8 | 8.55 | 147 | 118 | 147 | 145 | - | 22.7 |
| SFL D $n$ | $\mathrm{n}=5$ | 4.8 | 2.19 | 92 | 74 | 92 | 91 | 105 | 14.3 |
| SFLP D n | $\mathrm{n}=5$ | 4.8 | 2.19 | 92 | 74 | 92 | 91 | 105 | 14.3 |
| BSFL D $n$ | $\mathrm{n}=5$ | 28 | 12.73 | 167 | 134 | 167 | 166 | 167 | 25.7 |
|  | $\mathrm{n}=15$ | - | - | - | - | - | - | - | 26.9 |
| BSFLP $n$ | $\mathrm{n}=5$ | 28 | 12.73 | 167 | 134 | 167 | 166 | 167 | 25.9 |
|  | $\mathrm{n}=15$ | - | - | - | - | - | - | - | 27.1 |
| DSFL D $n$ | $\mathrm{n}=5$ | 22 | 10.00 | 147 | 118 | 147 | 146 | - | 22.7 |
| DSFLP D $n$ | $\mathrm{n}=5$ | 22 | 10.00 | 147 | 118 | 147 | 146 | - | 22.9 |
| SER S1 S2 n | $\mathrm{n}=5$ | 33 | 14.44 | 249 | 200 | 249 | 250 | - | 37.3 |
| SERP S1 S2 n | $\mathrm{n}=5$ | 33 | 14.44 | 249 | 200 | 249 | 250 | - | 37.5 |
| SUM |  | 15 | 6.82 | 143 | 115 | 143 | 143 | 163 | 23.1 |
| SUMP |  | 15 | 6.82 | 143 | 115 | 143 | 143 | 163 | 23.3 |
| DSUM |  | 34 | 15.35 | 249 | 200 | 249 | 248 | 288 | 40.3 |
| DSUMP |  | 34 | 15.35 | 249 | 200 | 248 | 249 | 288 | 40.5 |
| DECO S D n | $\mathrm{n}=2$ | 28 | 12.73 | 204 | 164 | 204 | 203 | 270 | 32.3 |
| DECOP S D n | $\mathrm{n}=2$ | 28 | 12.73 | 204 | 164 | 204 | 203 | 270 | 32.5 |
| SEG |  | 6.4 | 2.91 | 800 | 91 | 113 | 113 | 193 | 19.8 |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct <br> Mode | Refresh Mode | Direct <br> Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| ENCO S D n | $\mathrm{n}=2$ | 164 | 163 | 195 | 92.6 | 93.1 | 69.5 | 69.4 |
| ENCOP S D | $\mathrm{n}=2$ | 164 | 163 | 195 | 92.6 | 93.1 | 69.4 | 69.4 |
| BSET D n | $\mathrm{n}=5$ | 90 | 90 | - | 23.6 | 23.9 | 17.7 | 18.0 |
| BSETP D n | $\mathrm{n}=5$ | 90 | 90 | - | 23.6 | 24.1 | 17.5 | 18.0 |
| BRST D n | $\mathrm{n}=5$ | 97 | 96 | - | 25.0 | 25.5 | 18.7 | 18.8 |
| BRSTP D n | $\mathrm{n}=5$ | 97 | 96 | - | 25.0 | 25.5 | 18.7 | 18.8 |
| UNI S D n | $\mathrm{n}=1$ | 131 | 131 | - | 28.8 | 29.1 | 21.5 | 21.6 |
| UNIP S D n | $\mathrm{n}=1$ | 131 | 131 | - | 28.8 | 29.1 | 21.5 | 21.6 |
| DIS S D n | $\mathrm{n}=1$ | 154 | 153 | - | 37.6 | 38.1 | 28.1 | 28.4 |
| DISP S D n | $\mathrm{n}=1$ | 154 | 153 | - | 37.6 | 37.9 | 28.1 | 28.4 |
| ASC |  | 120 | 120 | 120 | 30.7 | 30.7 | 23.1 | 23.0 |
| FIFW |  | 101 | 101 | 123 | 69.0 | 69.3 | 55.3 | 55.2 |
| FIFWP |  | 101 | 10 | 123 | 27.2 | 43.3 | 20.5 | 20.4 |
| FIFR |  | 118 | 118 | 134 | 53.8 | 54.3 | 40.3 | 40.3 |
| FIFRP |  | 118 | 118 | 134 | 82.2 | 54.3 | 40.3 | 40.2 |
| LRDP n1 S D n2 | n2=1 | 190 | 190 | 190 | 48.4 | 48.3 | 36.4 | 36.6 |
|  | n2=32 | 190 | 190 | 190 | 48.4 | 48.3 | 36.4 | 36.6 |
| LWTP n1 D S n2 | n2=1 | 200 | 200 | 200 | 51.2 | 51.2 | 38.8 | 38.6 |
|  | n2=32 | 446 | 446 | 446 | 115.2 | 115.6 | 86.8 | 86.6 |
| RFRP n1 n2 D n3 | n3=1 | 172 | 172 | 172 | 43.4 | 53.2 | 32.8 | 45.0 |
|  | n3=16 | 172 | 172 | 172 | 43.4 | 53.4 | 32.8 | 45.0 |
| RTOP n1 n2 S n3 | n3=1 | 176 | 176 | 176 | 44.0 | 54.0 | 33.4 | 45.4 |
|  | n3=16 | 176 | 176 | 176 | 44.4 | 54.0 | 33.6 | 45.6 |
| WDT |  | 64 | 64 | 64 | 16.2 | 16.3 | 12.2 | 12.2 |
| WDTP |  | 64 | 64 | 64 | 16.2 | 16.3 | 12.2 | 12.2 |
| CHK <br> Fault check instruction | 1 <br> condition contact | - | 240 | 240 | - | 97.0 | - | 77.0 |
|  | 50 condition contacts | - | 3905 | 3905 | - | 118.2 | - | 92.8 |
|  | $100$ <br> condition contacts | - | 7820 | 7820 | - | 140.0 | - | 109.0 |
|  | 150 condition contacts | - | 11472 | 11472 | - | 160.8 | - | 125.4 |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) | A2USH-S1 A2USH board | A2C | A52G | A0J2H |  |  | A1FX |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  | Refresh Mode |
|  |  |  |  |  |  |  | Other than X, Y | X, Y |  |
| ENCO S D n | $\mathrm{n}=2$ | 38 | 15.55 | 204 | 164 | 204 | 203 | 243 | 69.5 |
| ENCOP S D n | $\mathrm{n}=2$ | 38 | 15.55 | 204 | 164 | 204 | 203 | 243 | 69.4 |
| BSET D $n$ | $\mathrm{n}=5$ | 9.6 | 4.37 | 112 | 90 | 112 | 112 | - | 17.7 |
| BSETP D $n$ | $\mathrm{n}=5$ | 9.6 | 4.37 | 112 | 90 | 112 | 112 | - | 17.5 |
| BRST D $n$ | $\mathrm{n}=5$ | 9.6 | 4.37 | 121 | 97 | 121 | 120 | - | 18.7 |
| BRSTP D $n$ | $\mathrm{n}=5$ | 9.6 | 4.37 | 121 | 97 | 121 | 120 | - | 18.7 |
| UNIS D $n$ | $\mathrm{n}=1$ | 31 | 14.27 | 163 | 131 | 163 | 163 | - | 21.5 |
| UNIP S D $n$ | $\mathrm{n}=1$ | 31 | 14.27 | 163 | 131 | 163 | 163 | - | 21.5 |
| DIS S D $n$ | $\mathrm{n}=1$ | 25 | 11.37 | 192 | 154 | 192 | 191 | - | 28.1 |
| DISP S n | $\mathrm{n}=1$ | 25 | 11.37 | 192 | 154 | 192 | 191 | - | 28.1 |
| ASC |  | 3.4 | 1.55 | 150 | 120 | 150 | 150 | 150 | 23.1 |
| FIFW |  | 20 | 9.19 | 126 | 101 | 126 | 126 | 154 | 55.3 |
| FIFWP |  | 20 | 9.19 | 126 | 101 | 126 | 126 | 154 | 20.5 |
| FIFR |  | 69 | 32.45 | 147 | 118 | 147 | 147 | 167 | 40.3 |
| FIFRP |  | 69 | 32.45 | 147 | 118 | 147 | 147 | 167 | 40.3 |
| LRDP n1 S D n2 | n2=1 | 42 | 33.00 | 232 | 190 | 237 | 237 | 237 | 36.4 |
|  | n2=32 | 42 | 33.00 | 232 | 190 | 237 | 237 | 237 | 36.4 |
| LWTP n1 D Sn2 | n2=1 | 49 | 34.90 | 246 | 200 | 250 | 250 | 250 | 38.8 |
|  | n2=32 | 89 | 54.60 | 556 | 446 | 557 | 557 | 557 | 86.8 |
| RFRP n1 n2 D n3 | n3=1 | 32 | 14.50 | 215 | 172 | 215 | 215 | 215 | 32.8 |
|  | n3=16 | 32 | 14.50 | 215 | 172 | 215 | 215 | 215 | 32.8 |
| RTOP n1 n2 Sn3 | n3=1 | 34 | 15.50 | 218 | 176 | 220 | 220 | 220 | 33.4 |
|  | n3=16 | 34 | 15.50 | 218 | 176 | 220 | 220 | 220 | 33.6 |
| WDT |  | 5.0 | 2.28 | 80 | 64 | 80 | 80 | 80 | 12.2 |
| WDTP |  | 5.0 | 2.28 | 80 | 64 | 80 | 80 | 80 | 12.2 |
| CHK <br> Fault check instruction | $1$ <br> condition contact | 33 | 15.0 | 964 | - | 964 | 964 | 964 | - |
|  | 50 condition contacts | 1257 | 571.3 | 4225 | - | 4225 | 4225 | 4225 | - |
|  | 100 condition contacts | 2503 | 1137.6 | 8609 | - | 8609 | 8609 | 8609 | - |
|  | 150 condition contacts | 3753 | 1705.7 | 12671 | - | 12671 | 12671 | 12671 | - |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  |  | A1SJH/A1SH |  | A2SH (S1) |  |
|  |  | Refresh Mode | Direct Mode |  | Refresh Mode | Direct <br> Mode | Refresh Mode | Direct Mode |
|  |  |  | Other than X, Y | X, Y |  |  |  |  |
| SLT | Only device memory | 8448 | 8448 | 8448 | 1088.5 | 1561.5 | 878.7 | 1381.3 |
| SLT | Device memory $+\mathrm{R}$ | 24598 | 24598 | 24598 | 3314.5 | 3787.5 | 2480.7 | 3035.3 |
| SLTR |  | 29 | 29 | 29 | 7.6 | 7.7 | 5.8 | 5.8 |
| STRA |  | 30 | 30 | 30 | 7.5 | 7.5 | 5.7 | 5.6 |
| STRAR |  | 28 | 28 | 28 | 7.1 | 7.2 | 5.4 | 5.4 |
| STC |  | 28 | 28 | 28 | 7.1 | 7.2 | 5.4 | 5.4 |
| CLC |  | 31 | 31 | 31 | 7.4 | 7.5 | 5.7 | 5.6 |
| DUTY |  | 68 | 68 | 68 | 17.3 | 17.4 | 13.1 | 13.0 |
| PR |  | 226 | 226 | 226 | 68.7 | 70.4 | 52.5 | 54.4 |
| PRC |  | 141 | 141 | 141 | 41.9 | 41.9 | 31.5 | 31.4 |
| CHK <br> Bit reverse output instruction |  | 121 | 121 | 121 | 30.7 | - | 23.2 | - |
| LED |  | 203 | 203 | 203 | - | - | - | - |
| LEDC |  | 265 | 265 | 265 | - | - | - | - |
| LEDA |  | 202 | 202 | 202 | - | - | - | - |
| LEDB |  | 211 | 211 | 211 | - | - | - | - |
| LEDR |  | 283 | 283 | 638 | 75.9 | 75.9 | 56.9 | 57.0 |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) | A2USH-S1 A2USH board | A2C | A52G | A0J2H |  |  | A1FX |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  | Refresh Mode |
|  |  |  |  |  |  |  | Other than X, Y | X, Y |  |
| SLT | Only device memory | 2915 | 1324.9 | 10560 | 8448 | 10560 | 10560 | 10560 | 878.7 |
| SLT | Device memory $+\mathrm{R}$ | 9996 | 4543.2 | 30747 | 24598 | 30747 | 30747 | 30747 | 2480.7 |
| SLTR |  | 6.6 | 3.0 | 37 | 29 | 37 | 37 | 37 | 5.8 |
| STRA |  | 5.0 | 2.27 | 38 | 30 | 38 | 38 | 38 | 5.7 |
| STRAR |  | 5.0 | 2.27 | 35 | 28 | 35 | 35 | 35 | 5.4 |
| STC |  | 2.4 | 1.09 | 35 | 28 | 35 | 35 | 35 | 5.4 |
| CLC |  | 2.4 | 1.09 | 38 | 31 | 38 | 38 | 38 | 5.7 |
| DUTY |  | 14 | 6.36 | 85 | 66 | 85 | 85 | 85 | 13.1 |
| PR |  | 74 | 27.19 | 282 | 226 | 282 | 282 | 282 | 52.5 |
| PRC |  | 37 | 14.64 | 162 | 141 | 176 | 176 | 176 | 31.5 |
| CHK Bit reverse output instruction |  | - | 15.0 | 151 | 121 | 151 | 151 | 151 | 23.2 |
| LED |  | 100 | - | - | - | - | - | 253 | - |
| LEDC |  | 142 | - | - | - | - | - | 331 | - |
| LEDA |  | - | - | - | - | - | - | 252 | - |
| LEDB |  | - | - | - | - | - | - | 263 | - |
| LEDR |  | 106 | 48.2 | 228 | 638 | 797 | 797 | 797 | 56.9 |

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AnS |  | A1SJH/A1SH <br> Direct Mode Refresh Mode |  | A2SH (S1) <br> Direct Mode Refresh Mode |  |
|  |  | Direct Mode Refresh Mode |  |  |  |  |  |
|  |  | Other than X, Y | X, Y | Other than X, Y | X, Y | Other than X, Y | X, Y |
| FROM | $\mathrm{n}=1$ | 439 | 524 | 150.6 | 211.6 | 131.7 | 188.6 |
|  | $\begin{gathered} \mathrm{n}=1000^{* 1} \\ / 112 \end{gathered}$ | 6609 | 2358 | 3880.5 | 1372.6 | 4576.7 | 1289.6 |
| FROMP | $\mathrm{n}=1$ | 439 | 524 | 150.7 | 211.6 | 131.8 | 188.6 |
|  | $\begin{gathered} \mathrm{n}=1000^{* 1} \\ \\ \hline \end{gathered} 112$ | 6609 | 2358 | 3926.5 | 1372.6 | 4624.7 | 1289.6 |
| DFRO | $\mathrm{n}=1$ | 449 | 529 | 161.9 | 211.6 | 141.8 | 183.6 |
|  | $\begin{gathered} \mathrm{n}=500^{* 2} \\ \hline / 56 \end{gathered}$ | 6609 | 2109 | 3888.5 | 773.6 | 4584.7 | 1257.6 |
| DFROP | $\mathrm{n}=1$ | 449 | 529 | 161.9 | 211.6 | 141.8 | 183.6 |
|  | $\begin{gathered} \mathrm{n}=500^{* 2} \\ / 56 \end{gathered}$ | 6609 | 2109 | 4012.5 | 773.6 | 4632.7 | 1257.6 |
| TO | $\mathrm{n}=1$ | 449 | 539 | 152.4 | 190.6 | 135.0 | 162.6 |
|  | $\begin{gathered} \mathrm{n}=1000^{* 1} \\ \\ / 112 \end{gathered}$ | 6609 | 3918 | 3882.5 | 1827.6 | 4568.7 | 1587.6 |
| TOP | $\mathrm{n}=1$ | 449 | 539 | 152.4 | 190.6 | 135.0 | 162.6 |
|  | $\begin{gathered} \mathrm{n}=1000^{* 1} \\ / 112 \end{gathered}$ | 6609 | 3918 | 3946.5 | 1827.6 | 4688.7 | 1587.6 |
| DTO | $\mathrm{n}=1$ | 454 | 544 | 157.2 | 199.6 | 138.2 | 165.6 |
|  | $\begin{gathered} \mathrm{n}=500^{* 2} \\ / 56 \end{gathered}$ | 6609 | 1609 | 3882.5 | 1227.6 | 4584.7 | 1115.6 |
| DTOP | $\mathrm{n}=1$ | 454 | 544 | 157.2 | 199.6 | 138.2 | 165.6 |
|  | $\begin{gathered} \mathrm{n}^{2}=500^{* 2} \\ \hline \end{gathered}$ | 6609 | 1609 | 3930.5 | 1227.6 | 4688.7 | 1115.6 |

The processing time shown above is the value when the AD71 is used as special function modules.
*1: $n=1000$ when other than $X$ and $Y$ is specified with other CPU.
$\mathrm{n}=112$ when X and Y are specified.
*2 $n=500$ when other than $X$ and $Y$ is specified with other CPU. $n=56$ when $X$ and $Y$ are specified.

Table 2.3 Instruction Processing Time of Small Size, Compact CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2AS (S1) |  | A2USH-S1 <br> A2USH board |  | A2C | A52G | A0 |  | A1FX |
|  |  | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Refresh Mode | Direct Mode |  | Refresh Mode |
|  |  | Other than $\mathrm{X}, \mathrm{Y}$ | X, Y | Other than $\mathrm{X}, \mathrm{Y}$ | X, Y |  |  | Other than $\mathrm{X}, \mathrm{Y}$ | X, Y |  |
| FROM FROMP | $\mathrm{n}=1$ | 237 | 261 | 178.95 | 187.5 | - |  | 549 | 655 | 131.7 |
|  | $\begin{gathered} \mathrm{n}=1000^{+4} \\ 1112 \end{gathered}$ | 5749 | 2789 | 4085 | 1297 | - |  | 8261 | 2948 | 4576.7 |
|  | AD61C | - | - | - | - | 435 |  | - | - | - |
|  | AJ35PTF-R2 n3=1 | - | - | - | - | 228 |  | - | - | - |
|  | $\begin{aligned} & \text { A335PTF-R2 } \\ & \text { n3 }=500 \end{aligned}$ | - | - | - | - | 1415 |  | - | - | - |
| $\begin{aligned} & \text { DFRO } \\ & \text { DFROP } \end{aligned}$ | $\mathrm{n}=1$ | 244 | 266 | 183.5 | 189.8 | - |  | 561 | 661 | 141.8 |
|  | $\begin{gathered} \mathrm{n}=500^{\circ 2} \\ / 56 \end{gathered}$ | 5669 | 1669 | 4086 | 951.2 | - |  | 8261 | 2636 | 4584.7 |
|  | AD61C | - | - | - | - | 445 |  | - | - | - |
|  | $\begin{gathered} \text { A335TF-R2 } \\ \text { n3=1 } \end{gathered}$ | - | - | - | - | 240 |  | - | - | - |
|  | AJ35PTF-R2 <br> n3=250 | - | - | - | - | 830 |  | - | - | - |
| $\begin{aligned} & \text { TO } \\ & \text { TOP } \end{aligned}$ | $\mathrm{n}=1$ | 243 | 266 | 212.1 | 185.7 | - |  | 561 | 674 | 135.0 |
|  | $\begin{gathered} \mathrm{n}=1000^{-1} \\ / 112 \end{gathered}$ | 5773 | 2117 | 4117 | 1275 | - |  | 8261 | 4898 | 4568.7 |
|  | AD61C | - | - | - | - | 435 |  | - | - | - |
|  | AJ35PTF-R2 n3=1 | - | - | - | - | 221 |  | - | - | - |
|  | AJ35PTF-R2 <br> n3 $=500$ | - | - | - | - | 3760 |  | - | - | - |
| $\begin{aligned} & \text { DTO } \\ & \text { DTOP } \end{aligned}$ | $\mathrm{n}=1$ | 240 | 266 | 221.1 | 198.9 | - |  | 568 | 680 | 138.2 |
|  | $\begin{gathered} \mathrm{n}=500^{\circ 2} \\ / 56 \end{gathered}$ | 5747 | 1501 | 4415 | 930.6 | - |  | 8261 | 2011 | 4584.7 |
|  | AD61C | - | - | - | - | 445 |  | - | - | - |
|  | AJ35PTF-R2 n3=1 | - | - | - | - | 240 |  | - | - | - |
|  | $\begin{aligned} & \text { AJ35PTF-R2 } \\ & \hline 13=250 \end{aligned}$ | - | - | - | - | 3035 |  | - | - | - |

## POINTS

(1) All the application instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time:

An, A2C and A0J2H..................................(Number of steps+1) $\times 1.25(\mu \mathrm{~s})$
AnN, AnS, A3V, A73 and A3N board........(Number of steps+1) $\times 1.0(\mu \mathrm{~s})$
A1SH, A1SJH ..........................................(Number of steps+1) $\times 0.33$ ( $\mu \mathrm{s}$ )
A2SH (S1), A1FX.....................................(Number of steps+1) 00.25 ( $\mu \mathrm{s}$ )
A3H, A3M ...............................................(Number of steps+1) 0.2 ( $\mu \mathrm{s}$ )
A2A, A2AS, and A2U...............................(Number of steps+4) 0.2 ( $\mu \mathrm{s}$ )
A3A, A3U, and A4U
.(Number of steps+4) x 0.15 ( $\mu \mathrm{s}$ )
A2USH-S1, A2USH board
.(Number of steps+1) $\times 0.09(\mu \mathrm{~s})$

### 2.2 Instruction Processing Time of CPUs

(1) Sequence instructions

Table 2.4 Instruction Processing Time of CPUs


R: Refresh mode, D: Direct mode

Table 2.4 Instruction Processing Time of CPUs

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | An | AnN, A3N | A73, pard | A3H | 3M | $\begin{aligned} & \text { A2A, } \\ & \text { A2U } \end{aligned}$ | A3A, A3U, A4U |
|  |  |  |  | D | R | D | R | D | R | R |
| RST | Y | Unexecuted |  | 2.3 | 1.0 | 2.3 | 0.35 | 0.35 | 0.40 | 0.30 |
|  |  | Executed | Unchanged ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ | 2.3 | 1.0 | 2.3 | 0.35 | 0.35 | 0.40 | 0.30 |
|  |  |  | Changed ( $\mathrm{OFF} \rightarrow \mathrm{ON}$ ) | 2.3 | 1.0 | 2.3 | 2.0 | 0.40 | 0.40 | 0.30 |
|  | M, L, S, B | Unexecuted |  | 3.7 | 1.0 | 1.0 | 0.35 | 0.35 | 0.40 | 0.30 |
|  |  | Executed | Unchanged ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ | 41 | 1.0 | 1.0 | 0.35 | 0.35 | 0.40 | 0.30 |
|  |  |  | Changed (OFF $\rightarrow$ ON) | 41 | 1.0 | 1.0 | 0.40 | 0.40 | 0.40 | 0.30 |
|  | Special M <br> B | Unexecuted |  |  | 3.0 | 3.0 | 0.80 | 0.80 | 0.80 | 0.60 |
|  |  | Executed |  |  | 32 | 32 | 1.4 | 1.4 | 0.80 | 0.60 |
|  | F | Unexecuted |  | 3.7 | 3.0 | 3.0 | 0.80 | 0.80 | 2.0 | 1.5 |
|  |  | Executed |  | 680 | 477 | 477 | 427 | 427 | 150 | 115 |
|  | T, C | Unexecuted |  | 3.7 | 3.0 | 3.0 | 0.80 | 0.80 | 1.4 | 1.1 |
|  |  | Executed |  | 57 | 43 | 43 | 5.2 | 5.2 | 5.6 | 4.2 |
|  | $\begin{aligned} & \mathrm{D}, \mathrm{~W} \\ & \mathrm{AO}, \mathrm{~A} 1 \\ & \mathrm{~V}, \mathrm{Z} \end{aligned}$ | Unexecuted |  | 3.7 | 3.0 | 3.0 | 0.80 | 0.80 | 1.4 | 1.1 |
|  |  | Executed |  | 34 | 28 | 28 | 0.80 | 0.80 | 8.4 | 6.3 |
|  | R | Unexecuted |  | 3.7 | 3.0 | 3.0 | 0.80 | 0.80 | 1.4 | 1.1 |
|  |  | Executed |  | 41 | 35 | 35 | 57 | 57 | 4.6 | 3.5 |
| NOP | - |  |  | 1.3 | 1.0 | 1.0 | 0.20 | 0.20 | 0.20 | 0.15 |
| $\begin{aligned} & \text { FEND } \\ & \text { END } \end{aligned}$ | M9084 OFF |  |  | 2400 | 2150 | 2150 | 1128 | 1128 | 435 | 327 |
|  | M9084 ON |  |  | 2400 | 2060 <br> A3V: <br> 17000 <br> A73: <br> 7600 | $\begin{aligned} & 2060 \\ & \text { A73: } \end{aligned}$ | 988 | 988 | 285 | 214 |
| MC | Y | Unexecuted |  | 85 | 43 | 44 | 6.4 | 2.6 | 1.2 | 0.90 |
|  |  | Executed |  | 50 | 39 | 41 | 6.4 | 2.6 | 1.2 | 0.90 |
|  | $\begin{aligned} & \mathrm{M}, \mathrm{~L} \\ & \mathrm{~B}, \mathrm{~F} \end{aligned}$ | Unexecuted |  | 84 | 43 | 43 | 2.6 | 2.6 | 1.2 | 0.90 |
|  |  | Executed |  | 49 | 39 | 39 | 2.6 | 2.6 | 1.2 | 0.90 |
| MCR | -_ |  |  | 35 | 26 | 26 | 1.2 | 1.2 | 0.60 | 0.45 |
| $\begin{aligned} & \text { PLS } \\ & \text { PLF } \end{aligned}$ | Y | Unexecuted |  | 65 | 59 | 61 | 5.6 | 1.8 | 2.2 | 1.7 |
|  |  | Executed | ON | 68 | 62 | 63 | 5.6 | 1.8 | 2.2 | 1.7 |
|  |  |  | OFF | 64 | 60 | 62 | 5.6 | 1.8 | 2.2 | 1.7 |
|  | $\begin{aligned} & \mathrm{M}, \mathrm{~L} \\ & \mathrm{~B}, \mathrm{~F} \end{aligned}$ | Unexecuted |  | 64 | 59 | 59 | 1.8 | 1.8 | 2.2 | 1.7 |
|  |  | Executed | ON | 67 | 62 | 62 | 1.8 | 1.8 | 2.2 | 1.7 |
|  |  |  | OFF | 63 | 61 | 61 | 1.8 | 1.8 | 2.2 | 1.7 |

R: Refresh mode, D: Direct mode

Table 2.4 Instruction Processing Time of CPUs

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | An | AnN, A3N | I, A73, <br> ard |  | 3M | $\begin{aligned} & \text { A2A, } \\ & \text { A2U } \end{aligned}$ | A3A, <br> A3U, <br> A4U |
|  |  |  | D | R | D | R | D | R | R |
| $\begin{aligned} & \text { SFT } \\ & \text { SFTP } \end{aligned}$ | Y | Unexecuted | 3.7 | 3.0 | 3.0 | 0.80 | 0.80 | 1.4 | 1.1 |
|  |  | Executed | 49 | 38 | 39 | 11 | 9.1 | 4.4 | 3.3 |
|  | $\begin{aligned} & \mathrm{M}, \mathrm{~L} \\ & \mathrm{~B}, \mathrm{~F} \end{aligned}$ | Unexecuted | 3.7 | 3.0 | 3.0 | 0.80 | 0.80 | 1.4 | 1.1 |
|  |  | Executed | 48 | 38 | 38 | 9.1 | 9.1 | 4.4 | 3.3 |
| MPS |  | - | 1.3 | 1.0 | 1.0 | 0.20 | 0.20 | 0.20 | 0.15 |
| MRD |  | - | 1.3 | 1.0 | 1.0 | 0.20 | 0.20 | 0.20 | 0.15 |
| MPP |  | - | 1.3 | 1.0 | 1.0 | 0.20 | 0.20 | 0.20 | 0.15 |
| CJ | Without index qualification |  | 49 | 39 | 39 | 4.0 | 4.0 | 6.6 | 5.0 |
|  | With index qualification |  |  | 48 | 48 | 7.2 | 7.2 | 6.6 | 5.0 |
| SCJ | Without index qualification |  | 54 | 71 | 71 | 4.0 | 4.0 | 6.6 | 5.0 |
|  | With index qualification |  |  | 81 | 81 | 7.2 | 7.2 | 6.6 | 5.0 |
| JMP |  |  | 50 | 39 | 39 | 3.8 | 3.8 | 6.6 | 5.0 |
| CALL | Without index qualification |  | 74 | $\begin{gathered} 74 \\ \text { A3V: } \\ 69.7 \end{gathered}$ | 74 | 8.2 | 8.2 | 10 | 7.8 |
|  | With index qualification |  |  | 78 | 78 | 12 | 12 | 10 | 7.8 |
| CALLP | Without index qualification |  | 74 | 70 | 70 | 8.2 | 8.2 | 10 | 7.8 |
|  | With index qualification |  |  | 78 | 78 | 12 | 12 | 10 | 7.8 |
| RET |  |  | 249 | 50 | 50 | 5.8 | 5.8 | 7.0 | 5.3 |
| EI |  |  | 195 | 38 | 38 | 53 | 53 | 3.0 | 2.3 |
| DI |  |  | 46 | 66 | 66 | 53 | 53 | 3.2 | 2.4 |
| IRET |  |  | 249 | 120 | 120 | 62 | 62 | 3.4 | 2.6 |
| SUB | Without index qualification |  | 90 | $\begin{gathered} 79 \\ \text { A3V: } \\ 2473 \end{gathered}$ | 79 | 86 | 86 | - | - |
|  | With index qualification |  |  | $\begin{gathered} \hline 85 \\ \text { A3V: } \\ 2486 \end{gathered}$ | 85 | 88 | 88 | - | - |
| SUBP | Without index qualification |  | 90 | $\begin{gathered} 79 \\ \text { A3V: } \\ 2473 \end{gathered}$ | 79 | 86 | 86 | - | - |
|  | With index qualification |  |  | $\begin{gathered} \hline 85 \\ \text { A3V } \\ 2486 \end{gathered}$ | 85 | 88 | 88 | - | - |
| CHG | M9084 OFF |  | 8546 | $\begin{gathered} \hline 2420 \\ \text { A3V: } \\ 16260 \\ \hline \end{gathered}$ | 2420 | 1128 | 1128 | 450 | 338 |
|  | M9084 ON |  |  | $\begin{aligned} & \hline 2340 \\ & \text { A3V: } \\ & 16260 \\ & \hline \end{aligned}$ | 2340 | 988 | 988 | 301 | 226 |
| FOR |  |  | 64 | 53 | 53 | 5.8 | 5.8 | 5.8 | 4.4 |
| NEXT |  |  | 2532 | 41 | 41 | 6.4 | 6.4 | 8.0 | 6.0 |
| STOP |  |  | - | - | - | - | - | - | - |

R: Refresh mode, D: Direct mode

## POINTS

(1) "When not executed" in the above table indicates that the input condition is off.

(2) "When not counted" of OUT C instruction indicates that the input condition remains on and the counter does not count.
(3) "OFF" of PLS and PLF instructions indicates that the input condition remains on 1 scan after it has turned on (off for PLF), and the pulse is not generated.
(4) T/C count processing time and refresh time are not included in the FEND, END, CHG instruction processing times.
(2) Basic instruction

Table 2.5 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An <br> D | AnN, A3V, A73 A3N board |  |  | A3H, A3M |  |  | $\begin{array}{\|c\|} A 2 A, A 2 U \\ R \end{array}$ | A3A,A3U, A4UR |
|  |  |  | R | D |  | R | D |  |  |  |
|  |  |  |  | Other than X, Y | X, Y |  | Other than $\mathrm{X}, \mathrm{Y}$ | X, Y |  |  |
| LD= |  | 95 | 70 | 70 | 87 | 2.8 | 2.8 | 10 | 3.8 | 2.9 |
| AND= |  | 96 | 61 | 62 | 81 | 1.8 | 1.8 | 9.4 | 2.6 | 2.0 |
| $\mathrm{OR}=$ |  | 94 | 67 | 66 | 85 | 3.2 | 3.2 | 11 | 2.8 | 2.1 |
| LDD= |  | 238 | 133 | 134 | 119 | 157* | 157* | 180* | 10 | 7.7 |
| ANDD= |  | 231 | 124 | 125 | 210 | 157* | 157* | 180* | 5.9 | 4.4 |
| ORD= |  | 236 | 133 | 133 | 218 | 158* | 158* | 181* | 6.3 | 4.7 |
| LD<> |  | 98 | 69 | 69 | 86 | 2.8 | 2.8 | 10 | 4.1 | 3.1 |
| AND<> |  | 92 | 60 | 60 | 79 | 1.8 | 1.8 | 9.4 | 2.6 | 2.0 |
| OR<> |  | 96 | 66 | 66 | 84 | 3.2 | 3.2 | 11 | 2.8 | 2.1 |
| LDD<> |  | 235 | 131 | 132 | 217 | 158* | 158* | 181* | 10 | 7.7 |
| ANDD<> |  | 239 | 129 | 129 | 215 | 158* | 158* | 181* | 5.9 | 4.4 |
| ORD<> |  | 234 | 129 | 129 | 214 | 161* | 161* | 184* | 6.1 | 4.6 |
| LD> |  | 96 | 67 | 67 | 84 | 2.8 | 2.8 | 10 | 4.1 | 3.1 |
| AND> |  | 92 | 60 | 60 | 79 | 1.8 | 1.8 | 9.4 | 2.6 | 2.0 |
| OR> |  | 98 | 66 | 65 | 83 | 3.2 | 3.2 | 11 | 2.8 | 2.1 |
| LDD> |  | 238 | 133 | 133 | 219 | 158* | 158* | 181* | 9.7 | 7.3 |
| ANDD> |  | 240 | 131 | 131 | 217 | 158* | 158* | 181* | 5.8 | 4.4 |
| ORD> |  | 236 | 131 | 130 | 219 | 161* | 161* | 184* | 6.0 | 4.5 |
| LD>= |  | 100 | 71 | 71 | 88 | 2.8 | 2.8 | 10 | 4.1 | 3.1 |
| AND>= |  | 94 | 61 | 61 | 81 | 1.8 | 1.8 | 9.4 | 2.6 | 2.0 |
| OR>= |  | 100 | 69 | 68 | 86 | 3.2 | 3.2 | 11 | 2.8 | 2.1 |
| LDD>= |  | 243 | 137 | 137 | 222 | 160* | 158* | 181* | 9.7 | 7.3 |
| ANDD>= |  | 238 | 127 | 128 | 213 | 158* | 158* | 181* | 5.8 | 4.4 |
| ORD>= |  | 246 | 137 | 136 | 221 | 161* | 161* | 183* | 6.0 | 4.5 |
| LD< |  | 96 | 69 | 69 | 86 | 2.8 | 2.8 | 10 | 4.1 | 3.1 |
| AND< |  | 92 | 59 | 60 | 79 | 1.8 | 1.8 | 9.4 | 2.6 | 2.0 |
| $\mathrm{OR}<$ |  | 96 | 66 | 65 | 84 | 3.2 | 3.2 | 11 | 2.8 | 2.1 |
| LDD< |  | 238 | 133 | 133 | 219 | 159 | 159 | 182 | 9.7 | 7.3 |
| ANDD< |  | 241 | 131 | 131 | 217 | 158 | 158 | 181 | 5.8 | 4.4 |
| ORD< |  | 236 | 131 | 130 | 215 | 160 | 160 | 183 | 6.0 | 4.5 |
| LD<= |  | 100 | 71 | 71 | 88 | 2.8 | 2.8 | 10 | 4.1 | 3.1 |
| AND<= |  | 94 | 61 | 61 | 80 | 1.8 | 1.8 | 9.4 | 2.6 | 2.0 |
| $\mathrm{OR}<=$ |  | 100 | 69 | 68 | 86 | 3.2 | 3.2 | 11 | 2.8 | 2.1 |
| LDD<= |  | 244 | 137 | 136 | 222 | 158* | 160* | 181* | 9.7 | 7.3 |
| ANDD<= |  | 238 | 127 | 128 | 213 | 158* | 158* | 181* | 5.8 | 4.4 |
| ORD<= |  | 246 | 137 | 136 | 221 | 161* | 161* | 184* | 6.0 | 4.5 |

R: Refresh mode, D: Direct mode

* With an A3M, processing time will be $20 \mu$ s longer than the indicated time.

Table 2.5 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A3V, A73 A3N board |  |  | A3H, A3M |  |  | A2A, A2U | $\begin{gathered} \text { A3A, } \\ \text { A3U, A4U } \end{gathered}$ |
|  |  | D | R | D |  | R | D |  | R | R |
|  |  |  |  | Other than $X, Y$ | X, Y |  | Other than $X, Y$ | X, Y |  |  |
| + S D |  | 72 | 44 | 45 | 59 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| + PS D |  | 72 | 44 | 45 | 59 | 1.6 | 1.5 | 9.2 | 2.8 | 2.1 |
| D+S D |  | 110 | 69 | 69 | 90 | 3.0 | 3.0 | 18 | 4.0 | 3.0 |
| D+P S D |  | 110 | 69 | 69 | 90 | 3.0 | 3.0 | 18 | 4.0 | 3.0 |
| + S1 S2 D |  | 112 | 77 | 77 | 103 | 1.8 | 1.8 | 13 | 3.2 | 2.4 |
| +P S1 S2 D |  | 112 | 77 | 77 | 103 | 1.8 | 1.8 | 13 | 3.2 | 2.4 |
| D+S1 S2 D |  | 140 | 99 | 99 | 246 | 3.0 | 3.0 | 26 | 4.6 | 3.5 |
| D+P S1 S2 D |  | 140 | 99 | 99 | 246 | 3.0 | 3.0 | 26 | 4.6 | 3.5 |
| - S D |  | 74 | 45 | 45 | 59 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| -PSD |  | 74 | 45 | 45 | 59 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| D-S D |  | 110 | 69 | 69 | 90 | 3.0 | 3.0 | 18 | 4.0 | 3.0 |
| D-PSD |  | 110 | 69 | 69 | 90 | 3.0 | 3.0 | 18 | 4.0 | 3.0 |
| - S1 S2 D |  | 123 | 79 | 79 | 107 | 1.8 | 1.8 | 13 | 3.2 | 2.4 |
| -P S1 S2 D |  | 123 | 79 | 79 | 107 | 1.8 | 1.8 | 13 | 3.2 | 2.4 |
| D- S1 S2 D |  | 141 | 99 | 99 | 130 | 3.0 | 3.0 | 26 | 4.6 | 3.5 |
| D-P S1 S2 D |  | 141 | 99 | 99 | 130 | 3.0 | 3.0 | 26 | 4.6 | 3.5 |
| * S1 S2 D |  | 135 | 94 | 95 | 168 | 2.4 | 2.4 | 18 | 3.4 | 2.6 |
| * S1 S2 D |  | 135 | 94 | 95 | 168 | 2.4 | 2.4 | 18 | 3.4 | 2.6 |
| D* S1 S2 D |  | 429 | 341 | 340 | 370 | 18 | 18 | 41 | 20 | 15 |
| D*P S1 S2 D |  | 429 | 341 | 340 | 370 | 18 | 18 | 41 | 20 | 15 |
| / S1 S2 D |  | 144 | 102 | 103 | 99 | 8.6 | 8.6 | 20 | 11 | 8.6 |
| /P S1 S2 D |  | 144 | 102 | 103 | 99 | 8.6 | 8.6 | 20 | 11 | 8.6 |
| D/ S1 S2 D |  | 289 | 393 | 394 | 412 | 37 | 37 | 60 | 36 | 27 |
| D/P S1 S2 D |  | 289 | 393 | 394 | 412 | 37 | 37 | 60 | 36 | 27 |
| INC |  | 46 | 29 | 29 | 38 | 1.2 | 1.2 | 5.0 | 2.0 | 1.5 |
| INCP |  | 46 | 29 | 29 | 38 | 1.2 | 1.2 | 5.0 | 2.0 | 1.5 |
| DINC |  | 66 | 42 | 42 | 132 | 2.2 | 2.2 | 9.8 | 2.4 | 1.8 |
| DINCP |  | 66 | 42 | 42 | 132 | 2.2 | 2.2 | 9.8 | 2.4 | 1.8 |
| DEC |  | 48 | 31 | 31 | 39 | 1.2 | 1.2 | 5.0 | 2.0 | 1.5 |
| DECP |  | 48 | 31 | 31 | 39 | 1.2 | 1.2 | 5.0 | 2.0 | 1.5 |
| DDEC |  | 66 | 42 | 42 | 54 | 2.2 | 2.2 | 9.8 | 2.4 | 1.8 |
| DDECP |  | 66 | 42 | 42 | 54 | 2.2 | 2.2 | 9.8 | 2.4 | 1.8 |
| $B+S$ D |  | 210 | 123 | 123 | 183 | 3.6 | 3.6 | 11 | 6.4 | 4.8 |
| $B+P$ S |  | 210 | 123 | 123 | 183 | 3.6 | 3.6 | 11 | 6.4 | 4.8 |
| DB+ S D |  | 320 | 175 | 176 | 280 | 47 | 47 | 62 | 34 | 25 |
| DB+P S D |  | 320 | 175 | 176 | 280 | 47 | 47 | 62 | 34 | 25 |
| B+ S1 S2 D |  | 217 | 129 | 129 | 192 | 23 | 23 | 34 | 14 | 11 |
| B+P S1 S2 D |  | 217 | 129 | 129 | 192 | 23 | 23 | 34 | 14 | 11 |
| DB+S1S2 D |  | 321 | 187 | 186 | 294 | 274* | 274* | 308* | 31 | 23 |

R: Refresh mode, D: Direct mode

* With an A3M, processing time will be $20 \mu$ s longer than the indicated time.

Table 2.5 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A3V, A73 A3N board |  |  | A3H, A3M |  |  | A2A, A2U | $\begin{gathered} \text { A3A, } \\ \text { A3U, A4U } \end{gathered}$ |
|  |  | D | R | D |  | R | D |  | R | R |
|  |  |  |  | Other than $\mathrm{X}, \mathrm{Y}$ | X, Y |  | Other than $X, Y$ | $\mathbf{X}, \mathrm{Y}$ |  |  |
| DB+P S1 S2 D |  | 321 | 187 | 186 | 294 | 274* | 274* | 308* | 31 | 23 |
| B-S D |  | 210 | 125 | 125 | 185 | 3.6 | 3.6 | 11 | 6.2 | 4.7 |
| B-PS D |  | 210 | 125 | 125 | 185 | 3.6 | 3.6 | 11 | 6.2 | 4.7 |
| DB-S D |  | 318 | 175 | 175 | 208 | 47 | 47 | 6.2 | 32 | 24 |
| DB-P S D |  | 318 | 175 | 175 | 280 | 47 | 47 | 6.2 | 32 | 24 |
| B- S1 S2 D |  | 212 | 133 | 133 | 203 | 23 | 23 | 34 | 14 | 11 |
| B-P S1 S2 D |  | 212 | 133 | 133 | 203 | 23 | 23 | 34 | 14 | 11 |
| DB-S1 S2 D |  | 322 | 185 | 186 | 294 | 261* | 261* | 306* | 29 | 22 |
| DB-P S1 S2 D |  | 322 | 185 | 186 | 294 | 261* | 261* | 306* | 29 | 22 |
| B*S1 S2 D |  | 410 | 299 | 300 | 358 | 11 | 11 | 22 | 14 | 11 |
| B*P S1 S2 D |  | 410 | 299 | 300 | 358 | 11 | 11 | 22 | 14 | 11 |
| DB*S1 S2 D |  | 1158 | 941 | 939 | 1044 | 693* | 693* | 738* | 89 | 67 |
| DB*P S1 S2 D |  | 1158 | 941 | 939 | 1044 | 693* | 693* | 738* | 89 | 67 |
| B/ S1 S2 D |  | 422 | 235 | 236 | 274 | 25 | 25 | 40 | 11 | 8.0 |
| B/P S1 S2 D |  | 422 | 235 | 236 | 274 | 25 | 25 | 40 | 11 | 8.0 |
| DB/S1 S2 D |  | 998 | 896 | 894 | 954 | 748* | 748* | 793* | 62 | 47 |
| DB/P S1 S2 D |  | 998 | 896 | 894 | 954 | 748* | 748* | 793* | 62 | 47 |
| BCD |  | 110 | 82 | 83 | 90 | 1.6 | 1.6 | 9.2 | 3.0 | 2.3 |
| BCDP |  | 110 | 82 | 83 | 90 | 1.6 | 1.6 | 9.2 | 3.0 | 2.3 |
| DBCD |  | 329 | 219 | 220 | 284 | 9.4 | 9.4 | 25 | 13 | 9.5 |
| DBCDP |  | 329 | 219 | 220 | 284 | 9.4 | 9.4 | 25 | 13 | 9.5 |
| BIN |  | 104 | 79 | 78 | 86 | 1.6 | 1.6 | 9.2 | 3.0 | 2.3 |
| BINP |  | 104 | 79 | 78 | 86 | 1.6 | 1.6 | 9.2 | 3.0 | 2.3 |
| DBIN |  | 311 | 215 | 216 | 280 | 3.6 | 3.6 | 19 | 6.0 | 4.5 |
| DBINP |  | 311 | 215 | 216 | 280 | 3.6 | 3.6 | 19 | 6.0 | 4.5 |
| MOV |  | 72 | 47 | 47 | 57 | 1.2 | 1.2 | 8.8 | 1.2 | 0.9 |
| MOVP |  | 72 | 47 | 47 | 57 | 1.2 | 1.2 | 8.8 | 1.2 | 0.9 |
| DMOV |  | 104 | 67 | 67 | 87 | 2.0 | 2.0 | 17 | 3.2 | 2.4 |
| DMOVP |  | 104 | 67 | 67 | 87 | 2.0 | 2.0 | 17 | 3.2 | 2.4 |
| XCH |  | 102 | 60 | 61 | 84 | 1.8 | 1.8 | 9.4 | 2.8 | 2.1 |
| XCHP |  | 102 | 60 | 61 | 84 | 1.8 | 1.8 | 9.4 | 2.8 | 2.1 |
| DXCH |  | 170 | 107 | 107 | 141 | 3.6 | 3.6 | 19 | 4.2 | 3.2 |
| DXCHP |  | 170 | 107 | 107 | 141 | 3.6 | 3.6 | 19 | 4.2 | 3.2 |
| CML |  | 68 | 43 | 43 | 57 | 1.4 | 1.4 | 9.0 | 2.4 | 1.8 |
| CMLP |  | 68 | 43 | 43 | 57 | 1.4 | 1.4 | 9.0 | 2.4 | 1.8 |
| DCML |  | 130 | 74 | 74 | 108 | 2.6 | 2.6 | 18 | 3.2 | 2.4 |
| DCMLP |  | 130 | 74 | 75 | 108 | 2.6 | 2.6 | 18 | 3.2 | 2.4 |
| BMOV S D n | n=96 | 7498 | 699 | 400 | 7144 | 132 | 132 | 862 | 72 | 54 |

R: Refresh mode, D: Direct mode

* With an A3M, processing time will be $20 \mu$ s longer than the indicated time.

Table 2.5 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A3V, A73 A3N board |  |  | A3H, A3M |  |  | A2A, A2U | $\begin{gathered} \text { A3A, } \\ \text { A3U, A4U } \end{gathered}$ |
|  |  | D | R | D |  | R | D |  | R | R |
|  |  |  |  | Other than $X, Y$ | X, Y |  | Other than $X, Y$ | X, Y |  |  |
| BMOVP S D $n$ | n=96 | 7498 | 699 | 400 | 7144 | 132 | 132 | 862 | 72 | 54 |
| FMOV S D $n$ | n=96 | 1118 | 229 | 228 | 1029 | 66 | 66 | 435 | 32 | 24 |
| FMOVP S D $n$ | n=96 | 1118 | 229 | 228 | 1029 | 66 | 66 | 435 | 32 | 24 |

R: Refresh mode, D: Direct mode

## POINTS

(1) All the basic instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time:

An.. (Number of steps +1 ) $\times 1.3(\mu \mathrm{~s})$
AnN, A3V, A73 and A3N board ..... (Number of steps +1 ) $\times 1.0$ ( $\mu \mathrm{s}$ )
A 3 H and A3M
(Number of steps +1 ) $0.2(\mu \mathrm{~s})$
A2A and A2U
(Number of steps + 4) $\times 0.2(\mu \mathrm{~s})$
$A 3 A, A 3 U$ and $A 4 U$
(Number of steps +4$) \times 0.15(\mu \mathrm{~s})$
(3) Application instructions

Table 2.6 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A3V, A73 <br> A3N Board |  |  | A3H, A3M |  |  | A2A, A2U | $\begin{gathered} \text { A3A } \\ \text { A3U, A4U } \end{gathered}$ |
|  |  | D | R | D |  | R | D |  | R | R |
|  |  |  |  | Other than X, Y | X, Y |  | Other than $\mathrm{X}, \mathrm{Y}$ | X, Y |  |  |
| WAND S D |  | 90 | 60 | 59 | 72 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| WANDP S D |  | 90 | 60 | 59 | 72 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| DAND |  | 276 | 140 | 139 | 240 | 27 | 27 | 43 | 13 | 9.5 |
| DANDP |  | 276 | 140 | 139 | 240 | 27 | 27 | 43 | 13 | 9.5 |
| WANDS1 S2 D |  | 179 | 96 | 96 | 152 | 21 | 21 | 32 | 7.6 | 5.7 |
| WANDPS1S2D |  | 179 | 96 | 96 | 152 | 21 | 21 | 32 | 7.6 | 5.7 |
| WORS D |  | 90 | 61 | 60 | 72 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| WORP S D |  | 90 | 61 | 60 | 72 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| DOR |  | 276 | 140 | 139 | 240 | 27 | 27 | 43 | 13 | 9.5 |
| DORP |  | 276 | 140 | 139 | 240 | 27 | 27 | 43 | 13 | 9.5 |
| WORS1 S2 D |  | 176 | 97 | 96 | 152 | 21 | 21 | 32 | 7.6 | 5.7 |
| WORP S1 S2 D |  | 176 | 97 | 96 | 152 | 21 | 21 | 32 | 7.6 | 5.7 |
| WXOR S D |  | 91 | 60 | 59 | 72 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| WXORP S D |  | 91 | 60 | 59 | 72 | 1.6 | 1.6 | 9.2 | 2.8 | 2.1 |
| DXOR |  | 274 | 140 | 139 | 240 | 27 | 27 | 43 | 13 | 9.5 |
| DXORP |  | 274 | 140 | 139 | 240 | 27 | 27 | 43 | 13 | 9.5 |
| WXORS1S2D |  | 178 | 97 | 96 | 152 | 21 | 21 | 32 | 7.6 | 5.7 |
| WXORPS1S2D |  | 178 | 97 | 96 | 152 | 21 | 21 | 32 | 7.6 | 5.7 |
| WXNR S D |  | 89 | 64 | 62 | 74 | 1.6 | 1.6 | 9.2 | 3.0 | 2.3 |
| WXNRP S D |  | 89 | 64 | 62 | 74 | 1.6 | 1.6 | 9.2 | 3.0 | 2.3 |
| DXNR |  | 277 | 142 | 140 | 241 | 27 | 27 | 43 | 15 | 11 |
| DXNRP |  | 277 | 142 | 140 | 241 | 27 | 27 | 43 | 15 | 11 |
| WXNRS1 S2 D |  | 177 | 98 | 96 | 152 | 21 | 21 | 32 | 7.8 | 5.9 |
| WXNRPS1S2D |  | 177 | 98 | 96 | 152 | 21 | 21 | 32 | 7.8 | 5.9 |
| NEG |  | 105 | 50 | 49 | 86 | 14 | 14 | 18 | 8.6 | 6.5 |
| NEGP |  | 105 | 50 | 49 | 86 | 14 | 14 | 18 | 8.6 | 6.5 |
| ROR n | $\mathrm{n}=5$ | 66 | 52 | 51 | 51 | 4.8 | 4.8 | 4.8 | 5.8 | 4.4 |
| RORP n | $\mathrm{n}=5$ | 66 | 52 | 51 | 51 | 4.8 | 4.8 | 4.8 | 5.8 | 4.4 |
| RCR $n$ | $\mathrm{n}=5$ | 74 | 59 | 59 | 59 | 6.8 | 6.8 | 6.8 | 6.4 | 4.8 |
| RCRP n | $\mathrm{n}=5$ | 74 | 59 | 59 | 59 | 6.8 | 6.8 | 6.8 | 6.4 | 4.8 |

R: Refresh mode, D: Direct mode

Table 2.6 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A3V, A73 A3N Board |  |  | A3H, A3M |  |  | A2A, A2U | $\begin{gathered} \text { A3A } \\ \text { A3U, A4U } \end{gathered}$ |
|  |  | D | R | D |  | R | D |  | R | R |
|  |  |  |  | Other than X, Y | X, Y |  | Other than X, Y | X, Y |  |  |
| ROL $n$ | $\mathrm{n}=5$ | 68 | 54 | 53 | 53 | 4.6 | 4.6 | 4.6 | 5.8 | 4.4 |
| ROLP n | $\mathrm{n}=5$ | 68 | 54 | 53 | 53 | 4.6 | 4.6 | 4.6 | 5.8 | 4.4 |
| RCL $n$ | $\mathrm{n}=5$ | 74 | 57 | 57 | 57 | 6.8 | 6.8 | 6.8 | 6.4 | 4.8 |
| RCLP n | $\mathrm{n}=5$ | 74 | 57 | 57 | 57 | 6.8 | 6.8 | 6.8 | 6.4 | 4.8 |
| DROR $n$ | $\mathrm{n}=5$ | 97 | 70 | 69 | 69 | 11 | 11 | 11 | 11 | 8.3 |
| DRORP n | $\mathrm{n}=5$ | 97 | 70 | 69 | 69 | 11 | 11 | 11 | 11 | 8.3 |
| DRCR n | $\mathrm{n}=5$ | 95 | 72 | 72 | 72 | 13 | 13 | 13 | 12 | 9.2 |
| DRCRP n | $\mathrm{n}=5$ | 95 | 72 | 72 | 72 | 13 | 13 | 13 | 12 | 9.2 |
| DROL $n$ | $\mathrm{n}=5$ | 101 | 70 | 69 | 69 | 11 | 11 | 11 | 10 | 7.8 |
| DROLP n | $\mathrm{n}=5$ | 101 | 70 | 69 | 69 | 11 | 11 | 11 | 10 | 7.8 |
| DRCL $n$ | $\mathrm{n}=5$ | 98 | 68 | 68 | 68 | 13 | 13 | 13 | 12 | 8.7 |
| DRCLP n | $\mathrm{n}=5$ | 98 | 68 | 68 | 68 | 13 | 13 | 13 | 12 | 8.7 |
| SFR D $n$ | $\mathrm{n}=5$ | 102 | 74 | 72 | 83 | 4.0 | 4.0 | 7.8 | 5.0 | 3.8 |
| SFRP D $n$ | $\mathrm{n}=5$ | 102 | 74 | 72 | 83 | 4.0 | 4.0 | 7.8 | 5.0 | 3.8 |
| BSFR D $n$ | $\mathrm{n}=5$ | 145 | 124 | 123 | 124 | 116 | 116 | 154 | 29 | 22 |
| BSFRP D $n$ | $\mathrm{n}=5$ | 145 | 124 | 123 | 124 | 116 | 116 | 154 | 29 | 22 |
| DSFR D $n$ | $\mathrm{n}=5$ | 133 | 118 | 116 | - | 15 | 15 | - | 18.8 | 14.1 |
| DSFRP D n | $\mathrm{n}=5$ | 133 | 118 | 116 | - | 15 | 15 | - | 18.8 | 14.1 |
| SFL D $n$ | $\mathrm{n}=5$ | 106 | 74 | 73 | 84 | 4.0 | 4.0 | 7.8 | 4.8 | 3.6 |
| SFLP D n | $\mathrm{n}=5$ | 106 | 74 | 73 | 84 | 4.0 | 4.0 | 7.8 | 4.8 | 3.6 |
| BSFL D $n$ | $\mathrm{n}=5$ | 158 | 134 | 133 | 134 | 116 | 116 | 154 | 28 | 21 |
| BSFLP $n$ | $\mathrm{n}=5$ | 158 | 134 | 133 | 134 | 116 | 116 | 154 | 28 | 21 |
| DSFL D $n$ | $\mathrm{n}=5$ | 134 | 118 | 17 | - | 16 | 16 | - | 22 | 17 |
| DSFLP D n | $\mathrm{n}=5$ | 134 | 118 | 17 | - | 16 | 16 | - | 22 | 17 |
| SER S1 S2 n | $\mathrm{n}=5$ | 230 | 200 | 200 | - | 187 | 187 | - | 33 | 25 |
| SERP S1 S2 n | $\mathrm{n}=5$ | 230 | 200 | 200 | - | 187 | 187 | - | 33 | 25 |
| SUM |  | 164 | 115 | 114 | 131 | 14 | 14 | 18 | 15 | 11 |
| SUMP |  | 164 | 115 | 114 | 131 | 14 | 14 | 18 | 15 | 11 |
| DSUM |  | 267 | 200 | 199 | 231 | 34 | 34 | 38 | 34 | 25 |
| DSUMP |  | 267 | 200 | 199 | 231 | 34 | 34 | 38 | 34 | 25 |

R: Refresh mode, D: Direct mode

Table 2.6 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A3V, A73 A3N Board |  |  | A3H, A3M |  |  | A2A, A2U | $\begin{gathered} \text { A3A } \\ \text { A3U, A4U } \end{gathered}$ |
|  |  | D | R | D |  | R | D |  | R | R |
|  |  |  |  | Other than X, Y | X, Y |  | Other than X, Y | $\mathbf{X}, \mathrm{Y}$ |  |  |
| DECO S n | $\mathrm{n}=2$ | 249 | 164 | 163 | 216 | 200* | 200* | 205* | 28 | 21 |
| DECOP S D n | $\mathrm{n}=2$ | 249 | 164 | 163 | 216 | 200* | 200* | 205* | 28 | 21 |
| SEG |  | 170 | 91 A3V:92 | 91 | 155 | 3.4 | 3.4 | 11 | 6.4 | 4.8 |
| ENCO S D n | $\mathrm{n}=2$ | 478 | 164 | 163 | 195 | 188* | 188* | 193* | 38 | 28 |
| ENCOP S D $n$ | $\mathrm{n}=2$ | 478 | 164 | 163 | 195 | 188* | 188* | 193* | 38 | 28 |
| BSET D $n$ | $\mathrm{n}=5$ | 107 | 90 | 90 | - | 5.0 | 5.0 | - | 9.6 | 7.2 |
| BSETP D $n$ | $\mathrm{n}=5$ | 107 | 90 | 90 | - | 5.0 | 5.0 | - | 9.6 | 7.2 |
| BRST D $n$ | $\mathrm{n}=5$ | 114 | 97 | 96 | - | 5.0 | 5.0 | - | 9.6 | 7.2 |
| BRSTP D $n$ | $\mathrm{n}=5$ | 114 | 97 | 96 | - | 5.0 | 5.0 | - | 9.6 | 7.2 |
| UNI S D n | $\mathrm{n}=4$ | 159 | 131 | 131 | - | 155* | 155* | - | 31 | 24 |
| UNIP S D $n$ | $\mathrm{n}=4$ | 159 | 131 | 131 | - | 155* | 155* | - | 31 | 24 |
| DIS S D $n$ | $\mathrm{n}=4$ | 180 | 154 | 153 | - | 155* | 155* | - | 25 | 19 |
| DISP S D $n$ | $\mathrm{n}=4$ | 180 | 154 | 153 | - | 155* | 155* | - | 25 | 19 |
| ASC |  | 140 | 120 | 120 | 120 | 107* | 107* | 107* | 3.4 | 2.6 |
| FIFW |  | 340 | 101 | 101 | 123 | 136* | 136* | 140* | 20 | 15 |
| FIFWP |  | 340 | 101 | 101 | 123 | 136* | 136* | 140* | 20 | 15 |
| FIFR |  | 202 | 118 | 118 | 134 | 207* | 207* | 211* | 69 | 52 |
| FIFRP |  | 202 | 118 | 118 | 134 | 207* | 207* | 211* | 69 | 52 |
| LRDP n1 S D n2 | n2=1 | - | 190 | 190 | 190 | 228* | 228* | 228* | 42 | 32 |
|  | n2=32 | - | 190 | 190 | 190 | 228* | 228* | 228* | 42 | 32 |
| LWTP n1 D S n2 | n2=1 | - | 200 | 200 | 200 | 236* | 236* | 236* | 49 | 37 |
|  | n2=32 | - | 446 | 446 | 446 | 415* | 415* | 415* | 89 | 66 |
| $\begin{gathered} \text { RFRP n1 n2 D } \\ \text { n3 } \end{gathered}$ | n3=1 | - | 172 | 172 | 172 | 183* | 183* | 183* | 32 | 24 |
|  | n3=32 | - | 172 | 172 | 172 | 183* | 183* | 183* | 32 | 24 |
| $\underset{\text { n3 }}{\substack{\text { RTOP n } \\ \text { n2 S }}}$ | n3=1 | - | 176 | 176 | 176 | 185* | 185* | 185* | 34 | 26 |
|  | n3=32 | - | 176 | 176 | 176 | 185* | 185* | 185* | 34 | 26 |
| WDT |  | - | 64 | 64 | 64 | 49* | 49* | 49* | 5.0 | 3.8 |
| WDTP |  | - | 64 | 64 | 64 | 49* | 49* | 49* | 5.0 | 3.8 |
| CHK <br> Fault check instruction | 1 condition contact | - | - | 771 | 771 | 282* | 282* | 282* | 33 | 25 |
|  | 50 condition contacts | - | - | 3380 | 3380 | 2210* | 2210* | 2210* | 1257 | 943 |
|  | $\begin{gathered} 100 \text { condition } \\ \text { contacts } \end{gathered}$ | - | - | 6887 | 6887 | 4180* | 4180* | 4180* | 2503 | 1877 |
|  | $\begin{gathered} 150 \text { condition } \\ \text { contacts } \end{gathered}$ | - | - | 10137 | 10137 | 6140* | 6140* | 6140* | 3753 | 2815 |

R: Refresh mode, D: Direct mode

* With an A3M, processing time will be $20 \mu$ s longer than the indicated time.

Table 2.6 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A3V, A73 A3N Board |  |  | A3H, A3M |  |  | A2A, A2U | $\begin{gathered} \text { A3A } \\ \text { A3U, A4U } \end{gathered}$ |
|  |  | D | R | D |  | R | D |  | R | R |
|  |  |  |  | Other than X, Y | X, Y |  | Other than X, Y | X, Y |  |  |
| SLT | Only device memory | - | 8448 | 8448 | 8448 | 4100* | 4100* | 4100* | 2915 | 2186 |
| SLT | Device memory +R | - | 24598 | 24598 | 24598 | 10400* | 10400* | 10400* | 9996 | 7497 |
| SLTR |  | - | 29 | 29 | 29 | 53* | $53^{*}$ | $53^{*}$ | 6.6 | 5.0 |
| STRA |  | - | 30 | 30 | 30 | $52^{*}$ | $52^{*}$ | $52^{*}$ | 5.0 | 3.8 |
| STRAR |  | - | 28 | 28 | 28 | $52^{*}$ | 52* | $52^{*}$ | 5.0 | 3.8 |
| STC |  | - | 28 | 28 | 28 | 1.2 | 1.2 | 1.2 | 2.4 | 1.8 |
| CLC |  | - | 31 | 31 | 31 | 1.2 | 1.2 | 1.2 | 2.4 | 1.8 |
| DUTY |  | - | 68 | 68 | 68 | 121* | 121* | 121 | 14 | 11 |
| PR |  | - | 226 | 226 | 226 | 183* | 183* | 183* | 74 | 59 |
| PRC |  | - | 141 | 141 | 141 | 145 | 145 | 145 | 37 | 31 |
| CHK <br> Bit reverse output instruction |  | - | 121 | 121 | 121 | - | - | - | - | - |
| LED |  | 170 | 203 | 203 | 203 | 282* | 282* | 282* | 100 | 75 |
| LEDC |  | 210 | 265 | 265 | 265 | 320* | 320* | 320* | 142 | 109 |
| LEDA |  | 170 | 202 | 202 | 202 | 262* | 262* | 262* | - | - |
| LEDB |  | 172 | 211 | 211 | 211 | 262* | 262* | 262* | - | - |
| LEDR |  | 520 | 638 | 638 | 638 | 460* | 460* | 460* | 106 | 80 |

R: Refresh mode, D: Direct mode

* With an A3M, processing time will be $20 \mu \mathrm{~s}$ longer than the indicated time.

Table 2.6 Instruction Processing Time of CPUs

| Instruction | Condition | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | An | AnN, A73 A3N Board |  | A3V | A3H | A3M |  | A2A, A2U |  | $\begin{gathered} \text { A3A, } \\ \text { A3U, A4U } \end{gathered}$ |  |
|  |  | D | D, R |  | R | D, R | D, R |  | R |  | R |  |
|  |  |  | Other <br> than X, Y | X, Y |  |  | Other <br> than X, Y | X, Y | Other than X, Y | X, Y | Other than X, Y | X, Y |
| $\begin{gathered} \text { FROM } \\ \text { FROMP } \end{gathered}$ | $\mathrm{n}=1$ | - | 439 | 524 | 3347 | 300 | 400 | 490 | 237 | 261 | 178 | 196 |
|  | $n=1000$ | - | 6609 | 2358 | 12605 | 5050 | 5230 | 3130 | 5749 | 2789 | 4312 | 2092 |
| $\begin{aligned} & \text { DFRO } \\ & \text { DFROP } \end{aligned}$ | $\mathrm{n}=1$ | - | 449 | 529 | 3051 | 300 | 410 | 610 | 244 | 266 | 183 | 199 |
|  | $\mathrm{n}=500$ | - | 6609 | 2109 | 12595 | 5050 | 5270 | 1900 | 5669 | 1669 | 4252 | 1252 |
| $\begin{aligned} & \text { TO } \\ & \text { TOP } \end{aligned}$ | $\mathrm{n}=1$ | - | 449 | 539 | 3247 | 300 | 410 | 520 | 243 | 266 | 182 | 200 |
|  | $n=1000$ | - | 6609 | 3918 | 22590 | 5050 | 5120 | 3300 | 5773 | 2117 | 4330 | 1588 |
| $\begin{aligned} & \text { DTO } \\ & \text { DTOP } \end{aligned}$ | $\mathrm{n}=1$ | - | 454 | 544 | 3523 | 300 | 410 | 520 | 240 | 266 | 180 | 199 |
|  | $\mathrm{n}=500$ | - | 6609 | 1609 | 19340 | 5050 | 5120 | 2200 | 5747 | 1501 | 4310 | 1126 |

R: Refresh mode, D: Direct mode

The processing time shown above is the value when the AD71 is used as special function modules.
*1: $n 3=1000$ for the A 3 V and A 3 H .
$n 3=1000$ when other than $X$ and $Y$ is specified with other CPU.
$n 3=112$ when $X$ and $Y$ are specified.
*2: n3=500 for the A3V and A3H.
$n 3=500$ when other than $X$ and $Y$ is specified with other CPU.
$n 3=56$ when $X$ and $Y$ are specified.

## POINTS

(1) All the application instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time:

An. $\qquad$ . (Number of steps + 1) x $1.3(\mu \mathrm{~s})$
AnN, A3V, A73 and A3N board ..... (Number of steps + 1) x 1.0 ( $\mu \mathrm{s}$ )
A3H and A3M $\qquad$ (Number of steps + 1) x $0.2(\mu \mathrm{~s})$
A2A and A2U
(Number of steps + 4) x $0.2(\mu \mathrm{~s})$
A3A, A3U and A4U $\qquad$ (Number of steps +4 ) $\times 0.15(\mu \mathrm{~s})$

### 2.3 List of Instruction Processing Time of QCPU-A (A Mode)

The following table shows the instruction processing time of QCPU-A (A mode).
(1) Sequence instructions

Table 2.7 Instruction Processing Time of QCPU-A (A Mode)

| Instruction | Condition (Device) |  |  |  |  | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | QnCPU-A | QnHCPU-A |
| LD, LDI <br> AND, ANI <br> OR, ORI | X |  |  |  |  | 0.079 | 0.034 |
|  | Y, M, L, S, B, F, T, C |  |  |  |  | 0.079 | 0.034 |
| OUT | Y |  | At no change (OFF $\rightarrow$ OFF, ON $\rightarrow$ ON) |  |  | 0.158 | 0.068 |
|  |  |  | At change (OFF $\rightarrow$ ON, ON $\rightarrow$ OFF) |  |  | 0.158 | 0.068 |
|  | M (except for special M) L S B |  | At no change | (OFF $\rightarrow$ OF | , ON $\rightarrow$ ON) | 0.158 | 0.068 |
|  |  |  | At change (O) | $\mathrm{FF} \rightarrow \mathrm{ON}, \mathrm{O}$ | $\rightarrow$ OFF) | 0.158 | 0.068 |
|  | Special M |  |  |  |  | 0.316 | 0.136 |
|  | F | At no execution |  |  |  | 1.11 | 0.480 |
|  |  | At execution |  |  |  | 35.1 | 15.1 |
|  | T | Instruction execution time |  |  |  | 0.158 | 0.068 |
|  |  | END | Time for no execution |  |  | 0.088 | 0.037 |
|  |  |  | At execution | After time elapsed |  | 1.80 | 0.774 |
|  |  |  |  | At addition | K | 3.07 | 1.32 |
|  |  |  |  |  | D | 3.31 | 1.42 |
|  | C | Instruction execution time |  |  |  | 0.158 | 0.068 |
|  |  | END | Time for no execution |  |  | 0.105 | 0.045 |
|  |  |  | At execution | At no counting |  | 0.105 | 0.045 |
|  |  |  |  | After counting up |  | 0.105 | 0.045 |
|  |  |  |  | At counting | K | 1.67 | 0.720 |
|  |  |  |  |  | D | 1.91 | 0.823 |
| SET | Y | At no execution |  |  |  | 0.158 | 0.068 |
|  |  | At execution | At no change ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ |  |  | 0.158 | 0.068 |
|  |  |  | At change (OF | $\mathrm{FF} \rightarrow \mathrm{ON})$ |  | 0.158 | 0.068 |
|  | $\left\lvert\, \begin{aligned} & \mathrm{M}, \mathrm{~L} \\ & \mathrm{~S}, \mathrm{~B} \end{aligned}\right.$ | At no execution |  |  |  | 0.158 | 0.068 |
|  |  | At execution | At no change ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ |  |  | 0.158 | 0.068 |
|  |  |  | At change (OFF $\rightarrow \mathrm{ON}$ ) |  |  | 0.158 | 0.068 |

Table 2.7 Instruction Processing Time of QCPU-A (A Mode) (Continue)


Table 2.7 Instruction Processing Time of QCPU-A (A Mode) (Continue)

| Instruction | Condition (Device) |  | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnCPU-A | QnHCPU-A |
| SFT | Y | At no execution | 0.561 | 0.242 |
|  |  | At execution | 1.75 | 0.755 |
|  | M, L, B, F | At no execution | 0.561 | 0.242 |
|  |  | At execution | 1.75 | 0.755 |
| MPS |  |  | 0.079 | 0.034 |
| MRD |  |  | 0.079 | 0.034 |
| MPP |  |  | 0.079 | 0.034 |
| CJ | Without index qualification |  | 2.72 | 1.17 |
|  | With index qualification |  | 2.72 | 1.17 |
| SCJ | Without index qualification |  | 2.72 | 1.17 |
|  | With index qualification |  | 2.72 | 1.17 |
| JMP |  |  | 2.72 | 1.17 |
| CALL | Without index qualification |  | 6.81 | 2.93 |
|  | With index qualification |  | 6.81 | 2.93 |
| CALLP | Without index qualification |  | 6.81 | 2.93 |
|  | With index qualification |  | 6.81 | 2.93 |
| RET |  |  | 2.79 | 1.20 |
| EI |  |  | 1.19 | 0.514 |
| DI |  |  | 1.27 | 0.548 |
| IRET |  |  | 1.36 | 0.586 |
| SUB | Without index qualification |  | ${ }^{1}$ | ${ }^{0}$ |
|  | With index qualification |  | - | - |
| SUBP | Without index qualification |  | - |  |
|  | With index qualification |  | $\square$ | $\bigcirc$ |
| CHG | When M9084 is OFF |  | - | - |
|  | When M9084 is ON |  | - | $\bigcirc$ |
| FOR |  |  | 2.31 | 0.997 |
| NEXT |  |  | 3.19 | 1.38 |
| STOP |  |  | ${ }^{-}$ | ${ }^{1}$ |

(2) Basic instructions

Table 2.8 Instruction Processing Time of QCPU-A (A Mode)

| Instruction | Condition (Device) | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: |
|  |  | QnCPU-A | QnHCPU-A |
| LD= |  | 1.67 | 0.721 |
| AND $=$ |  | 1.27 | 0.546 |
| $\mathrm{OR}=$ |  | 1.76 | 0.758 |
| LDD= |  | 4.50 | 1.94 |
| ANDD $=$ |  | 3.48 | 1.50 |
| ORD= |  | 4.43 | 1.91 |
| LD<> |  | 1.92 | 0.829 |
| AND<> |  | 1.28 | 0.553 |
| OR<> |  | 1.76 | 0.758 |
| LDD<> |  | 4.26 | 1.84 |
| ANDD<> |  | 3.49 | 1.51 |
| ORD<> |  | 4.18 | 1.80 |
| LD> |  | 1.92 | 0.829 |
| AND> |  | 1.28 | 0.553 |
| OR> |  | 1.76 | 0.758 |
| LDD> |  | 4.26 | 1.84 |
| ANDD> |  | 3.49 | 1.51 |
| ORD> |  | 4.18 | 1.80 |
| LD>= |  | 1.92 | 0.829 |
| AND>= |  | 1.28 | 0.553 |
| OR $>=$ |  | 1.76 | 0.758 |
| LDD>= |  | 4.26 | 1.84 |
| ANDD>= |  | 3.49 | 1.51 |
| ORD>= |  | 4.18 | 1.80 |
| LD< |  | 1.92 | 0.829 |
| AND< |  | 1.28 | 0.553 |
| OR< |  | 1.76 | 0.758 |
| LDD< |  | 4.26 | 1.84 |
| ANDD< |  | 3.49 | 1.51 |
| $\mathrm{ORD}<$ |  | 4.18 | 1.80 |
| LD<= |  | 1.92 | 0.829 |
| AND<= |  | 1.28 | 0.553 |
| $\mathrm{OR}<=$ |  | 1.76 | 0.758 |
| LDD<= |  | 4.26 | 1.84 |
| ANDD<= |  | 3.49 | 1.51 |
| ORD<= |  | 4.18 | 1.80 |

Table 2.8 Instruction Processing Time of QCPU-A (A Mode) (Continue)

| Instruction | Condition (Device) | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: |
|  |  | QnCPU-A | QnHCPU-A |
| + S D |  | 1.11 | 0.480 |
| +P S D |  | 1.11 | 0.480 |
| $D+S$ D |  | 1.60 | 0.688 |
| D+P S D |  | 1.60 | 0.688 |
| + S1 S2 D |  | 1.27 | 0.548 |
| +P S1 S2 D |  | 1.27 | 0.548 |
| D+S1 S2 D |  | 1.83 | 0.790 |
| D+P S1 S2 D |  | 1.83 | 0.790 |
| -S D |  | 1.11 | 0.480 |
| -PS D |  | 1.11 | 0.480 |
| D-S D |  | 1.60 | 0.688 |
| D-P S D |  | 1.60 | 0.688 |
| -S1 S2 D |  | 1.27 | 0.548 |
| -P S1 S2 D |  | 1.27 | 0.548 |
| D- S1 S2 D |  | 1.83 | 0.790 |
| D-P S1 S2 D |  | 1.83 | 0.790 |
| S1 S2 D |  | 1.36 | 0.586 |
| P S1 S2 D |  | 1.36 | 0.586 |
| D S1S2D |  | 7.97 | 3.43 |
| D P S1 S2 D |  | 7.97 | 3.43 |
| /S1 S2 D |  | 4.38 | 1.89 |
| /P S1 S2 D |  | 4.38 | 1.89 |
| D/ S1 S2 D |  | 14.4 | 6.20 |
| D/P S1 S2 D |  | 14.377 | 6.20 |
| INC |  | 0.798 | 0.344 |
| INCP |  | 0.798 | 0.344 |
| DINC |  | 0.956 | 0.412 |
| DINCP |  | 0.956 | 0.412 |
| DEC |  | 0.798 | 0.344 |
| DECP |  | 0.798 | 0.344 |
| DDEC |  | 0.956 | 0.412 |
| DDECP |  | 0.956 | 0.412 |
| $B+S D$ |  | 2.55 | 1.10 |
| $B+P S$ D |  | 2.55 | 1.10 |
| $D B+S$ D |  | 13.6 | 5.86 |
| DB+PS D |  | 13.6 | 5.86 |
| $B+S 152 \mathrm{D}$ |  | 5.58 | 2.40 |
| B+P S1 S2 D |  | 5.58 | 2.40 |
| DB+S1 S2 D |  | 12.4 | 5.32 |
| $D B+P$ S1 S2 D |  | 12.4 | 5.32 |

Table 2.8 Instruction Processing Time of QCPU-A (A Mode) (Continue)

| Instruction | Condition (Device) | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: |
|  |  | QnCPU-A | QnHCPU-A |
| B- S D |  | 2.47 | 1.07 |
| B-P S D |  | 2.47 | 1.07 |
| DB- S D |  | 12.7 | 5.48 |
| DB-P S D |  | 12.7 | 5.48 |
| B- S1 S2 D |  | 5.58 | 2.40 |
| B-P S1 S2 D |  | 5.58 | 2.40 |
| DB- S1 S2 D |  | 11.6 | 4.99 |
| DB-P S1 S2 D |  | 11.6 | 4.99 |
| B S1 S2 D |  | 5.58 | 2.40 |
| B P S1 S2 D |  | 5.58 | 2.40 |
| DB S1 S2 D |  | 35.5 | 15.3 |
| DB P S1 S2 D |  | 35.5 | 15.3 |
| B/ S1 S2 D |  | 4.38 | 1.89 |
| B/P S1 S2 D |  | 4.38 | 1.89 |
| DB/ S1 S2 D |  | 24.7 | 10.7 |
| DB/P S1 S2 D |  | 24.7 | 10.7 |
| BCD |  | 1.19 | 0.51 |
| BCDP |  | 1.19 | 0.51 |
| DBCD |  | 5.18 | 2.23 |
| DBCDP |  | 5.18 | 2.23 |
| BIN |  | 1.19 | 0.51 |
| BINP |  | 1.19 | 0.51 |
| DBIN |  | 2.39 | 1.03 |
| DBINP |  | 2.39 | 1.03 |
| MOV |  | 0.482 | 0.208 |
| MOVP |  | 0.482 | 0.208 |
| DMOV |  | 1.27 | 0.548 |
| DMOVP |  | 1.27 | 0.548 |
| XCH |  | 1.11 | 0.480 |
| XCHP |  | 1.11 | 0.480 |
| DXCH |  | 1.61 | 0.722 |
| DXCHP |  | 1.61 | 0.722 |
| CML |  | 0.956 | 0.412 |
| CMLP |  | 0.956 | 0.412 |
| DCML |  | 1.27 | 0.548 |
| DCMLP |  | 1.27 | 0.548 |
| BMOV S D n | $\mathrm{n}=96$ | 28.7 | 12.4 |
| BMOVP S D n | $\mathrm{n}=96$ | 28.7 | 12.4 |
| FMOV S D n | $\mathrm{n}=96$ | 12.7 | 5.48 |
| FMOVP S D n | $\mathrm{n}=96$ | 12.7 | 5.48 |

## POINTS

(1) All the basic instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time: Q02CPU-A ....................................... (Number of steps + 1) $\times 0.079$ ( $\mu \mathrm{s}$ ) Q02HCPU-A, Q06HCPU-A .............. (Number of steps + 1) $\times 0.034(\mu \mathrm{~s})$
(3) Application instructions

Table 2.9 Instruction Processing Time of QCPU-A (A Mode)

| Instruction | Condition (Device) | Instruction Processing Time $(\mu \mathrm{s})$ |  |
| :--- | :--- | :--- | :--- |
|  |  | QnCPU-A | QnHCPU-A |
| WAND S D |  | 1.11 | 0.480 |
| WANDP S D |  | 1.11 | 0.480 |
| DAND |  | 5.18 | 2.23 |
| DANDP |  | 5.18 | 2.23 |
| WAND S1 S2 D |  | 3.03 | 1.30 |
| WANDP S1 S2 D |  | 3.03 | 1.30 |
| WOR S D |  | 1.11 | 0.480 |
| WORP S D |  | 1.11 | 0.480 |
| DOR |  | 5.18 | 2.23 |
| DORP |  | 5.18 | 2.23 |
| WOR S1 S2 D |  | 3.03 | 1.30 |
| WORP S1 S2 D |  | 3.03 | 1.30 |
| WXOR S D |  | 1.11 | 0.480 |
| WXORP S D |  | 1.11 | 0.480 |
| DXOR |  | 5.18 | 2.23 |
| DXORP |  | 5.18 | 2.23 |
| WXOR S1 S2 D |  | 3.03 | 1.30 |
| WXORP S1 S2 D |  | 3.03 | 1.30 |
| WXNR S D |  | 1.19 | 0.514 |
| WXNRP S D |  | 1.19 | 0.514 |
| DXNR |  | 5.98 | 2.58 |
| DXNRP |  | 5.98 | 2.58 |
| WXNR S1 S2 D |  | 3.11 | 1.34 |
| WXNRP S1 S2 D |  | 3.11 | 1.34 |
| NEG |  | 3.43 | 1.48 |
| NEGP |  |  | 1.48 |

Table 2.9 Instruction Processing Time of QCPU-A (A Mode) (Continue)

| Instruction | Condition (Device) | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: |
|  |  | QnCPU-A | QnHCPU-A |
| ROR n | $\mathrm{n}=5$ | 2.31 | 0.997 |
| RORP $n$ | $\mathrm{n}=5$ | 2.31 | 0.997 |
| RCR n | $\mathrm{n}=5$ | 2.55 | 1.10 |
| RCRP $n$ | $\mathrm{n}=5$ | 2.55 | 1.10 |
| ROL $n$ | $\mathrm{n}=5$ | 2.31 | 0.997 |
| ROLP n | $\mathrm{n}=5$ | 2.31 | 0.997 |
| RCL $n$ | $\mathrm{n}=5$ | 2.55 | 1.10 |
| RCLP n | $\mathrm{n}=5$ | 2.55 | 1.10 |
| DROR n | $\mathrm{n}=5$ | 4.38 | 1.89 |
| DRORP n | $\mathrm{n}=5$ | 4.38 | 1.89 |
| DRCR $n$ | $\mathrm{n}=5$ | 4.78 | 2.06 |
| DRCRP n | $\mathrm{n}=5$ | 4.78 | 2.06 |
| DROL n | $\mathrm{n}=5$ | 3.99 | 1.72 |
| DROLP n | $\mathrm{n}=5$ | 3.99 | 1.72 |
| DRCL $n$ | $\mathrm{n}=5$ | 4.78 | 2.06 |
| DRCLP $n$ | $\mathrm{n}=5$ | 4.78 | 2.06 |
| SFR D n | $\mathrm{n}=5$ | 1.99 | 0.86 |
| SFRP D n | $\mathrm{n}=5$ | 1.99 | 0.86 |
| BSFR D n | $\mathrm{n}=5$ | 11.6 | 4.99 |
| BSFRP D $n$ | $\mathrm{n}=5$ | 11.6 | 4.99 |
| DSFR D n | $\mathrm{n}=5$ | 7.49 | 3.23 |
| DSFRP D n | $\mathrm{n}=5$ | 7.49 | 3.23 |
| SFL D n | $\mathrm{n}=5$ | 1.91 | 0.82 |
| SFLP D $n$ | $\mathrm{n}=5$ | 1.91 | 0.82 |
| BSFL D $n$ | $\mathrm{n}=5$ | 11.1 | 4.80 |
| BSFLP D n | $\mathrm{n}=5$ | 11.1 | 4.80 |
| DSFL D $n$ | $\mathrm{n}=5$ | 8.77 | 3.78 |
| DSFLP D n | $\mathrm{n}=5$ | 8.77 | 3.78 |
| SER S1 S2 n | $\mathrm{n}=5$ | 13.2 | 5.67 |
| SERP S1 S2 n | $\mathrm{n}=5$ | 13.2 | 5.67 |

Instruc Table 2.9 Instruction Processing Time of QCPU-A (A Mode) (Continue)

| Instruction | Condition (Device) | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: |
|  |  | QnCPU-A | QnHCPU-A |
| SUM |  | 5.98 | 2.58 |
| SUMP |  | 5.98 | 2.58 |
| DSUM |  | 13.6 | 5.59 |
| DSUMP |  | 13.6 | 5.59 |
| DECO S D n | $\mathrm{n}=2$ | 11.1 | 4.80 |
| DECOP S D n | $\mathrm{n}=2$ | 11.1 | 4.80 |
| SEG |  | 2.55 | 1.10 |
| ENCO S D n | $\mathrm{n}=2$ | 15.2 | 6.54 |
| ENCOP S D $n$ | $\mathrm{n}=2$ | 15.2 | 6.54 |
| BSET D n | $\mathrm{n}=5$ | 3.82 | 1.65 |
| BSETP D n | $\mathrm{n}=5$ | 3.82 | 1.65 |
| BRST D $n$ | $\mathrm{n}=5$ | 3.82 | 1.65 |
| BRSTP D n | $\mathrm{n}=5$ | 3.82 | 1.65 |
| UNI S D n | $\mathrm{n}=4$ | 12.4 | 5.32 |
| UNIP S D n | $\mathrm{n}=4$ | 12.4 | 5.32 |
| DIS S D n | $\mathrm{n}=4$ | 9.96 | 4.29 |
| DISP S D n | $\mathrm{n}=4$ | 9.96 | 4.29 |
| ASC |  | 1.36 | 0.586 |
| FIFW |  | 18.0 | 3.44 |
| FIFWP |  | 7.98 | 3.44 |
| FIFR |  | 27.5 | 11.8 |
| FIFRP |  | 27.5 | 11.8 |
| LRDP n1 S D n2 | $\mathrm{n} 2=1$ | 33.0 | 27.4 |
|  | n2=32 | 33.0 | 27.4 |
| LWTP n1 S D n2 | n2=1 | 34.9 | 29.0 |
|  | n2=32 | 54.6 | 45.3 |
| RFRP n1 n2 D n3 | n3=1 | 14.5 | 12.0 |
|  | n3=32 | 14.5 | 12.0 |
| RTOP n1 n2 S n3 | n3=1 | 15.5 | 12.9 |
|  | n3 $=32$ | 15.5 | 12.9 |

Table 2.9 Instruction Processing Time of QCPU-A (A Mode) (Continue)

| Instruction | Condition (Device) | Instruction Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: |
|  |  | QnCPU-A | QnHCPU-A |
| WDT |  | 1.99 | 0.858 |
| WDTP |  | 1.99 | 0.858 |
| CHK | When the number of conditional contacts is 1 | 13.2 | 5.67 |
|  | When the number of conditional contacts is 50 | 500 | 216 |
|  | When the number of conditional contacts is 100 | 997 | 430 |
|  | When the number of conditional contacts is 150 | 1495 | 644 |
| SLT | Device memory only | 4555 | 1744 |
|  | Device memory + R (8K points) | 6123 | 2259 |
| SLTR |  | 2.63 | 1.13 |
| STRA |  | 1.99 | 0.858 |
| STRAR |  | 1.99 | 0.858 |
| STC |  | 0.956 | 0.412 |
| CTC |  | 0.956 | 0.412 |
| DUTY |  | 5.58 | 2.40 |
| PR |  | 29.5 | 12.7 |
| PRC |  | 14.7 | 6.35 |
| CHK |  |  |  |
| LED |  |  |  |
| LEDA |  |  |  |
| LEDB |  |  |  |
| LEDR |  | 41.8 | 18.0 |
| $\begin{aligned} & \text { FROM } \\ & \text { FROMP } \end{aligned}$ | $\mathrm{n} 3=1, \mathrm{X}, \mathrm{Y}$ | 180 | 143 |
|  | n3 $=$ Other than 1, $X$, or $Y$ | 170 | 141 |
|  | n3 = 112, $\mathrm{X}, \mathrm{Y}$ | 1117 | 761 |
|  | n3 = Other than 1000, X , or Y | 3346 | 3161 |
| $\begin{aligned} & \text { DFRO } \\ & \text { DFROP } \end{aligned}$ | $\mathrm{n} 3=1, \mathrm{X}, \mathrm{Y}$ | 184 | 154 |
|  | n3 $=$ Other than 1, $X$, or $Y$ | 175 | 152 |
|  | n3 = 56, $\mathrm{X}, \mathrm{Y}$ | 875 | 741 |
|  | n3 $=$ Other than 500, $X$, or $Y$ | 3321 | 3157 |
| $\left\lvert\, \begin{aligned} & \text { TO } \\ & \text { TOP } \end{aligned}\right.$ | $\mathrm{n} 3=1, \mathrm{X}, \mathrm{Y}$ | 173 | 93.7 |
|  | n3 $=$ Other than 1, $X$, or $Y$ | 173 | 93.3 |
|  | $\mathrm{n} 3=112, \mathrm{X}, \mathrm{Y}$ | 751 | 441 |
|  | n3 $=$ Other than 1000, X , or Y | 3126 | 3055 |
| $\begin{aligned} & \text { DTO } \\ & \text { DTOP } \end{aligned}$ | $\mathrm{n} 3=1, \mathrm{X}, \mathrm{Y}$ | 181 | 101 |
|  | n3 $=$ Other than 1, $X$, or $Y$ | 184 | 101 |
|  | n3 = 56, X, Y | 694 | 441 |
|  | n3 = Other than 500, $X$, or $Y$ | 3122 | 3060 |

## POINTS

(1) All the application instructions indicated above are used without index qualification.
(2) When unexecuted, any instruction is processed during the following time: Q02CPU-A (Number of steps +1 ) $\times 0.079(\mu \mathrm{~s})$ Q02HCPU-A, Q06HCPU-A ............. (Number of steps + 1) $\times 0.034(\mu \mathrm{~s})$

## APPENDIX 3 ASCII CODE TABLE



Blank columns indicate that there is no corresponding character.

## APPENDIX 4 FORMATS OF PROGRAM SHEETS

Sheet format 1-1


Sheet format 1-2


Sheet format 1-3


| Step Number |  |  |  |  |  | Instruction |  |  |  |  | Device |  |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 4 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 5 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 6 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 7 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 8 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 9 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 4 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 5 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 6 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 7 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 8 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 9 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 4 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 5 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 6 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 7 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 8 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 9 |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |

Sheet format 1-4


|  | Signal | Description |
| ---: | :--- | :--- |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
|  |  |  |


|  | Signal | Description |
| ---: | :--- | :--- |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 9 |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

Sheet format 1-5


|  | Data (16 bits/data) | Description |
| :---: | :---: | :---: |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |


|  | Data (16 bits/data) | Description |
| :---: | :---: | :---: |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |

## Sheet format 1-6



| Failure Memory Number | External Failure Name | Failure Type, Condition $\rightarrow$ Troubleshooting Point |
| :---: | :---: | :---: |
| F 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| F 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |
| F 0 |  |  |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |
| 9 |  |  |

## Sheet format 1-7



|  | Number | Set Value K |  | Description | Application, Operation (Count Input), etc. |  |  |
| ---: | ---: | ---: | ---: | ---: | :--- | :--- | :--- |
|  | 0 |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |

## WARRANTY

Please confirm the following product warranty details before starting use.

## 1. Gratis Warranty Term and Gratis Warranty Range

If any faults or defects (hereinafter "Failure") found to be the responsibility of Mitsubishi occurs during use of the product within the gratis warranty term, the product shall be repaired at no cost via the dealer or Mitsubishi Service Company. Note that if repairs are required at a site overseas, on a detached island or remote place, expenses to dispatch an engineer shall be charged for.
[Gratis Warranty Term]
The gratis warranty term of the product shall be for one year after the date of purchase or delivery to a designated place.
Note that after manufacture and shipment from Mitsubishi, the maximum distribution period shall be six (6) months, and the longest gratis warranty term after manufacturing shall be eighteen (18) months. The gratis warranty term of repair parts shall not exceed the gratis warranty term before repairs.

## [Gratis Warranty Range]

(1) The range shall be limited to normal use within the usage state, usage methods and usage environment, etc., which follow the conditions and precautions, etc., given in the instruction manual, user's manual and caution labels on the product.
(2) Even within the gratis warranty term, repairs shall be charged for in the following cases.

1. Failure occurring from inappropriate storage or handling, carelessness or negligence by the user. Failure caused by the user's hardware or software design.
2. Failure caused by unapproved modifications, etc., to the product by the user.
3. When the Mitsubishi product is assembled into a user's device, Failure that could have been avoided if functions or structures, judged as necessary in the legal safety measures the user's device is subject to or as necessary by industry standards, had been provided.
4. Failure that could have been avoided if consumable parts (battery, backlight, fuse, etc.) designated in the instruction manual had been correctly serviced or replaced.
5. Failure caused by external irresistible forces such as fires or abnormal voltages, and Failure caused by force majeure such as earthquakes, lightning, wind and water damage.
6. Failure caused by reasons unpredictable by scientific technology standards at time of shipment from Mitsubishi.
7. Any other failure found not to be the responsibility of Mitsubishi or the user.

## 2. Onerous repair term after discontinuation of production

(1) Mitsubishi shall accept onerous product repairs for seven (7) years after production of the product is discontinued. Discontinuation of production shall be notified with Mitsubishi Technical Bulletins, etc.
(2) Product supply (including repair parts) is not possible after production is discontinued.

## 3. Overseas service

Overseas, repairs shall be accepted by Mitsubishi's local overseas FA Center. Note that the repair conditions at each FA Center may differ.

## 4. Exclusion of chance loss and secondary loss from warranty liability

Regardless of the gratis warranty term, Mitsubishi shall not be liable for compensation to damages caused by any cause found not to be the responsibility of Mitsubishi, chance losses, lost profits incurred to the user by Failures of Mitsubishi products, damages and secondary damages caused from special reasons regardless of Mitsubishi's expectations, compensation for accidents, and compensation for damages to products other than Mitsubishi products and other duties.

## 5. Changes in product specifications

The specifications given in the catalogs, manuals or technical documents are subject to change without prior notice.

## 6. Product application

(1) In using the Mitsubishi MELSEC programmable logic controller, the usage conditions shall be that the application will not lead to a major accident even if any problem or fault should occur in the programmable logic controller device, and that backup and fail-safe functions are systematically provided outside of the device for any problem or fault.
(2) The Mitsubishi general-purpose programmable logic controller has been designed and manufactured for applications in general industries, etc. Thus, applications in which the public could be affected such as in nuclear power plants and other power plants operated by respective power companies, and applications in which a special quality assurance system is required, such as for Railway companies or National Defense purposes shall be excluded from the programmable logic controller applications.
Note that even with these applications, if the user approves that the application is to be limited and a special quality is not required, application shall be possible.
When considering use in aircraft, medical applications, railways, incineration and fuel devices, manned transport devices, equipment for recreation and amusement, and safety devices, in which human life or assets could be greatly affected and for which a particularly high reliability is required in terms of safety and control system, please consult with Mitsubishi and discuss the required specifications.

## Type ACPU/QCPU-A (A Mode)(Common Instructions)

## Programming Manual

| MODEL | ACPU-COMMON-P-E |
| :---: | :---: |
| MODEL <br> CODE | $13 J 741$ |
| IB(NA)-66250-H(0312)MEE |  |

# \& MITSUBISHI ELECTRIC CORPORATION 


[^0]:    This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial proDertv riahts which mav occur as a result of usina the contents noted in this manual.

[^1]:    *: "n" stands for the number of axes.
    " $\mathrm{n} " \rightarrow$ " 1 " when axis 1 is used.

[^2]:    *: Usable with AnN and AnA which are compatible with SFC.

